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Summary 
In ac power systems, reactive power flow is controlled by shunt compensation. Shunt 
compensation keeps the bus voltage close to its nominal value, lowering the transmission 
losses. Series compensation increases or decreases the active power transmitted through 
a transmission line, improving the steady state and dynamic stability of the power 
system. 
Conventionally, capacitor banks and inductors are used to provide series and shunt 
compensation. Since 1965, back-to-back thyristors have been used, together with ca- 
pacitance and inductance, to increase the flexibility of reactive and active power control. 
However, they have drawbacks, such as poor harmonic performance and slow switching 
commutation. In many applications, the output of the power electronic circuit must 
be sinusoidal waveforms, whereas the output contains low and high order harmonics 
due to switching. 
Meanwhile, demands have been increased for having more flexible control over the 
transmission and distribution system. The situation has been intensifyed by consid- 
ering private sectors demands for sending their electricity through the transmission 
systems to their customers. Since 1989, flexible ac transmission systems (FACTS) has 
been introduced by Hingorani to enhance controllability and increase the power trans- 
fer capability of transmission systems. The proposed FACTS devices provide better 
harmonic performance and faster response than back-to-back thyristor circuits. 
This thesis presents the Bootstrap Variable Inductance (BVI), a new FACTS device. 
The BVI can emulate variable inductance, both positive and negative. It has a good 
harmonic performance and fast transient response. Unlike the conventional capacitive 
approach for reducing inductive reactance in ac power systems, it has the advantage 
that resonance with inductance is impossible. The BVI has a variety of applications: 
series compensation of lines, reactive power control, load power factor improvement, 
and fault-current limiting. The BVI's harmonic performance shows a great improve- 
ment over the conventional compensation, as negative inductance attenuates rather 
than enhances the harmonics. The feasibility and operation of the BVI is demon- 
strated by theoretical analysis, simulation studies and experimental results. 
Key words: FACTS, series compensation, PWM, BVI, average model, shunt compensation, 
stability, transient, harmonic analysis, simulated annealing, discrete switching sequence, re- 
ductance. 
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Chapter 1 
Introduction 
The importance of the FACTS area is discussed in this chapter. Also, the significance of the 
proposed variable inductance is presented. Finally, the thesis is reviewed in outline. 
1.1 A broad review of the work 
Power systems and power electronics systems are interconnected to increase the power sys- 
tems' performance. Here some important problems concerning the FACTS area are discussed. 
1.1.1 Power system components 
Power systems mainly consist of generation plants, transformers, and transmission lines. The 
generators, as the power sources, supply the system at a voltage level usually less than 25kV. 
Transformers step up the generator voltages to higher levels. The transmission lines transmit 
power from one region to another at high voltage levels. At the consumption points, further 
transformers step down the voltages of the busbars for consumers. 
However, a power system is an electromechanical rather than a purely electrical system. The 
generator rotates at the synchronous speed (3000rpm at 50Hz). The rotor speed must be 
fixed (allowing a very small change) to avoid any harmful interaction between electrical and 
mechanical parts of the power systems. The electrical and mechanical torque on the generator 
rotor must be balanced for a stable fixed rotor speed. At the same time, the turbine cannot 
change its torque instantaneously due to every possible electrical power change. Hence, the 
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electromechanical power systems stability must be met in the steady state as well as the 
transient conditions [61]. 
Transmission lines have an important role in interconnecting generation plants in different 
geographical regions. This allows the generation plants to transmit their surplus energy to 
other regions. Therefore, plants' reserve margins are reduced and hence generation costs 
are lowered. Meanwhile, because the demand for energy consumption has been increasing, 
the loading ability of the available transmission lines is not enough. Nowadays, private 
sector generators can also send their electricity through the transmission systems to their 
consumers. An independent standard organisation controls the transmission systems to offer 
equal opportunity to each company for power transmission. Under these new circumstances, 
transmission systems have to satisfy the demands of electricity producers as well as consumers. 
As a long term solution, new lines can be constructed. 
However, the loading ability of a transmission system depends on the line's parameters. In 
practice, by adding a series capacitive reactance, part of the line reactance is cancelled. 
So, the maximum transmittable power increases. At the same time, the generators' power 
angles impose limitations on the maximum transmittable power through the transmission 
line. Moreover, series compensation is essential for stable operation of long transmission lines 
[44]. Therefore, available transmission systems should be compensated in a flexible, fast, and 
reliable method. 
1.1.2 Power electronics systems 
A power electronics system generally consists of a power processor, where the power input 
(in the form of voltage and current signals) is processed. The power output is in the desired 
form of voltage and current waveforms. Frequency and the number of phases also could be 
different at the output of the power processor. A power processor might consist of one or more 
converters and energy storage elements such as a capacitor or a superconductor. The energy 
storage elements interconnect converters. Thus, instantaneous power input and output do 
not have to be equal, where the energy storage stores the difference (the conservation of 
energy law is maintained) [47]. 
At the same time, controllers take samples from the outputs of power processors and compare 
them with references. The amplified resultant errors drive the converters' switches, forcing 
the outputs to follow the references (apart from a small ripple error). 
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Semiconductor devices can be used either in their linear (active) or switch mode. However, 
working in linear mode causes low energy efficiency. To increase the efficiency, the devices 
are used in switch mode, either fully on or fully off. The higher the switching frequency, the 
higher the switching losses, but possibly the lower the harmonics. 
1.1.3 FACTS 
Flexible alternating-current transmission systems (FACTS) are defined by the IEEE as "ac 
transmission systems incorporating power electronics-based and other static controllers to 
enhance controllability and increase power transfer capability" [12]. However, the proposer 
of FACTS defines it as a technology which embraces the use of power electronics applied to 
ac transmission systems, except High Voltage Direct Current (HVDC) [28]. The FACTS area 
is expected to be more flexible, more controllable, and much faster than the conventional 
methods. 
To achieve these aims, special devices are required. They are called FACTS controllers. 
Similarly, a FACTS controller is defined by the IEEE as "a power electronics-based system 
or other static equipment that provides control of one or more ac transmission paramet- 
ers" [12]. In the power electronics side of FACTS controllers, thyristors and GTOs provide 
flexibility, controllability, and speed. For example, compare the Thyristor Controlled Series 
Compensator (TCSC) as a FACTS controller [72] and a capacitor bank as a conventional 
series compensator. 
In recent years, many different FACTS controllers have been proposed, performing a wide 
variety of functions. These FACTS controllers should be able to accomplish the conventional 
tasks as well as improving on their performance. FACTS controllers are expected to create 
the following opportunities: 
" Flexible control of power transmitted through a transmission line. 
" The possibility of increased utilisation of assets. 
" Reduction in generation and transmission costs. 
" Flexible control of power transfer between two adjacent but independently controlled 
areas. 
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1.2 Significance of the problem considered 
For a transmission line of a given length, the higher the power transmitted, the lower the 
steady state stability margin. If the power transmitted through a line is increased beyond its 
stability limit the power system suddenly becomes unstable. The synchronous machines at 
both ends of the lines lose their synchronism. Even within the steady state stability region, 
the power system might lose its stability if subjected to disturbances. At the same time, the 
voltage levels of a power system must be maintained close to their nominal values. 
1.2.1 Shunt and series compensation 
Conventionally, shunt capacitor banks generate and shunt inductors absorb reactive power 
from a power system busbar. Thus, busbar voltages can be regulated or a load power factor 
can be corrected by controlling reactive power. The characteristic equation of a voltage 
regulator can be approximated as [44] 
V.: sE(1- 
QC) 
(1.1) 
where E is the source voltage, V is the busbar voltage to be regulated, QB is the required 
reactive power at the busbar, and Ssc is the short circuit apparent power at the busbar. For 
example, the thyristor controlled reactor (TCR) [44] provides a variable inductive reactive 
power, and the thyristor switched capacitor (TSC) [44] manages variable capacitive reactive 
power. The static VAR compensator (SVC) [75] and a more advanced suggested FACTS con- 
troller, the static synchronous compensator (SSC) [26], both achieve inductive and capacitive 
compensation in a single package. 
Also, series capacitors increase the power transmitted through transmission lines while series 
inductors decrease it. Assuming negligible resistance, the power transmitted through an ac 
transmission line is given by [61] 
p=I V5 
11 VRIsin8 
wsLline (i. 2) 
where VS and VR are sending-end and receiving-end voltage phasors respectively, 6 is the 
phase angle between VS and VR, w, is the synchronous radian frequency and Lime is the line 
inductance. Inserting a series capacitance C at synchronous frequency, Z= -j/Cw cancels 
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part of line reactive impedance, Z= jw, Lline" So, by decreasing the resultant line reactance, 
the transmitted power in (1.2) increases. 
Series capacitors can also improve steady state, dynamic, and transient stability of power 
systems. A series capacitor reduces the equivalent line reactance. Therefore, for a fixed 
amount of active power in (1.2), if the power angle S decreases, the maximum transmittable 
power will increase. Hence, the stability margin increases. The TCSC [72] controls the power 
transmitted through a transmission line by altering the effective series reactance. 
1.2.2 Achievements to date 
Many types of FACTS controllers have been proposed to date. To clarify the situation, all 
known proposed FACTS controllers have been grouped and their general behaviour examined 
[66]. Then, by using the above basic points and the following classified groups, a new FACTS 
controller is proposed. 
Based on an assessment of existing FACTS controllers (Chapter 2), two groups of controllers 
can be distinguished. First, a number of controllers use significant physical synchronous fre- 
quency impedances driven with synchronous frequency commutation (impedance like device). 
An impedance is considered significant if it is large compared to the leakage inductance of 
step-down transformers. For example, the TCR comprises a step-down transformer and a 
significant physical inductance in series with a back-to-back pair of thyristors. The TCR is 
shunted across a high voltage busbar to absorb reactive power from the power system. This 
kind of controller usually uses natural commutation. 
Second, more-advanced controllers use negligible impedances along with a high switching 
frequency commutation (controlled voltage and current device). Throughout the first two 
chapters a negligible inductance means the small leakage inductance of step-down trans- 
formers. A negligible inductance is not a separately built physical one. For example, the 
SSC includes a negligible inductance in series with a voltage-sourced inverter, which works 
at a high switching frequency. The SSC is proposed to be shunted across the power system 
busbars to absorb or generate reactive power. This kind of controller uses forced commuta- 
tion. 
The designers of FACTS controllers have been following one of the two stated categories 
to control the parameters of busbars or transmission lines. Fixed capacitors and inductors 
cannot achieve dynamic compensation of power transmission systems. So, the first group 
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manages to remedy this. For example, the SVC is successfully applied for dynamic shunt 
compensation of power systems as a voltage regulator. Moreover, the TCSC accomplishes 
dynamic series compensation as a controller of active power transmitted through a transmis- 
sion system. The first group has some disadvantages such as producing low order harmonics. 
The second group (still under investigation) promises to remedy those disadvantages. 
1.2.3 Disadvantages 
In practice, the first group (e. g. SVC and TCSC) generate low order harmonics. These must 
be filtered out of the power system, which is costly. Also, switching a capacitor on-line makes 
a damped oscillation due to the circuit inductance and resistance. More importantly, fixed 
capacitors or TCSCs in series with the transmission lines' inductance cause resonance. The 
resonance frequency might coincide with one of the generator mechanical modes. This is 
a potential source of power system instability which is called Sub-Synchronous Resonance 
(SSR) [73]. 
The second group is now under research and development. Controllable reactive power is 
generated or absorbed using switching converters. The SSC as a shunt device is a voltage- 
sourced inverter which can dynamically compensate inductive and capacitive reactive power. 
It has the possibility of eliminating low order harmonics. Additionally, the static synchron- 
ous series compensator (SSSC) [22] is a power converter which synthesises a series voltage 
independent of the line current's magnitude but in quadrature with it. In other words, the 
synthesized voltage is proportional to jI/ I 11. Thus the effective series reactance introduced 
by the SSSC is inversely proportional to the line current magnitude. A Unified Power Flow 
Controller (UPFC) [23] is a combination of an SSC and an SSSC. 
However, if a fault occurs at the SSC's converter, high fault current can damage the converter. 
The only fault current limiter is the leakage inductance of the step-down transformer, which is 
very small. Moreover, the equivalent output of the SSSC is a current-dependent voltage source 
under sinusoidal steady state conditions. However, its definition under transient condition 
is unknown. The waveforms under transient conditions are not sinusoidal and their single- 
frequency phasors cannot accurately describe the situation. In other words, the transient 
frequency information have to be reflected to the control loop, and hence an appropriate 
phase displacement between the line's current and the SSSC's voltage is built. 
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1.2.4 New achievements 
In this thesis, a third way is proposed: a FACTS controller that comprises a significant 
physical synchronous frequency impedance along with high switching frequency commutation. 
This new idea combines the characteristics of the two existing categories. Similar to the first 
group, this third group has lower fault current during a short circuit on the secondary side 
of its step-down transformer. Additionally, it provides better protection both for the power 
system and for itself. At the same time, similar to the second group, it uses a high switching 
frequency to develop the desired outputs in a more flexible and controllable manner. It also 
lowers the effects of unwanted harmonic frequencies. 
Considering this idea, basic circuits have been sought that comprise an inductance/capacitance 
along with a high switching frequency converter. In other words, producing an impedance is 
emphasised rather than implementing a dependent voltage or current source. 
In 1992, a circuit was proposed by Japanese researchers which emulates Variable Active- 
Passive Reactance (VAPAR) [15]. The VAPAR consists of a voltage-source inverter using 
a negligible inductance, and thus belongs to the second group of FACTS controllers. A 
capacitor provides the DC voltage of the inverter (Fig. 1.1(a)). The desired input inductance 
is obtained by proper switching control. Figure 1.1(b) shows the principle, which is based 
on feedback. A reference current is derived from the terminal voltage by integrating the 
voltage waveform. The terminal current is monitored and compared with this reference, 
and an inverter is controlled to drive the current error towards zero. The capacitor's DC 
voltage is set by a second feedback loop, which absorbs the appropriate amount of active 
power to maintain the DC voltage at its desired value. This circuit can emulate both positive 
and negative inductance. The VAPAR was proposed as a series compensator for power 
systems. However, the VAPAR control process is complicated and the feasible range of input 
inductance is limited. 
Moreover, the VAPAR cannot be used as an independent stable device [15]. This is because 
the negative inductance emulated by the VAPAR depends on the source impedance (Fig. 
1.2(a)). Provided the negative inductance emulated by the BVI and the source inductance 
introduce an equivalent positive inductance to the main source, then the VAPAR is stable; 
Otherwise the VAPAR is unstable. 
Considering the above points, work was started on an electronically emulated variable in- 
ductance, shown in Fig. 1.2. It is called the Bootstrap Variable Inductance (BVI), and is a 
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Figure 1.1: The VAPAR: (a) main circuit and (b) control principle 
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Figure 1.2: Principle of the BVI 
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new FACTS controller. A fixed inductance, a switched-mode power amplifier, and storage 
capacitors produce variable inductance, using a bootstrap implementation. If the amplifier 
gain is bigger than one, then the BVI gives negative inductance, otherwise it produces posit- 
ive inductance. The BVI can be applied to power systems for series and shunt compensation 
purposes. The physical inductance rating is described in Appendix D. 
Comparing the BVI with the classified groups, its physical significant inductance limits the 
fault current (like the first group). Also, the BVI's switching amplifier lowers the low order 
harmonics, like the second group. Moreover, its physical inductance, like the first group, 
diminishes the higher order harmonic currents. Unlike the first group, the BVI has the 
advantage that resonance is impossible. Furthermore, using the BVI as series compensation 
improves the stability of a power system in comparison with capacitive compensation. This 
is due to cancellation of a transmission line's inductive reactance by inductive reactance of 
the opposite sign. The damping ratio of the power system is increased, while the controller 
is less complex than the VAPAR. 
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1.3 Outline of the work elements 
The thesis as a whole is divided into seven chapters. Following the present introduction, the 
FACTS area is reviewed in Chapter 2. As a result of this review a new classification scheme 
for FACTS controllers is proposed in [66]. Different controllers are classified in three main 
tables in accordance with the IEEE definitions. A number of FACTS controllers have been 
detailed. 
Based on the classification results, the BVI as a new FACTS controller is discussed in 
Chapter 3. The BVI is introduced, analysed, and simulated with PSpice. Furthermore, the 
problems concerned with a three-phase BVI (such as zero sequence component) are discussed. 
Then, a three-phase circuit is presented which covers those discussions. Additionally, a 15V 
BVI is employed for experimental work. The outcomes are compared to their corresponding 
simulations. Finally, the BVI's applications in power systems are discussed. 
A harmonic analysis of the BVI is provided in Chapter 4. First, the BVI's switches are 
driven with a sinusoidal PWM scheme (analogue method). Two new formulas are introduced 
to present the Fourier series of the the BVI's amplifier voltage. These formulas can be 
generalised to those PWM schemes in which the reference intersects at exactly one point (for 
a ramp carrier) or two points (for a triangular carrier) in each carrier cycle. Based on these 
formulas, a MATLAB program is presented which analyses the harmonics introduced by the 
BVI to power systems. Practical work confirms the BVI's harmonic performance. 
Further, as an alternative to analogue PWM, a digital basis is established for a switching 
sequence. This is a new approach to the problem of lowering harmonics and number of 
switching transitions which can be developed in future. Then, using two Simulated Annealing 
algorithms, the discrete switching pattern is optimised. The results of the two algorithms are 
compared with each other and with the analogue PWM. 
So far, the exact system of the BVI, as a FACTS controller, is designed and the level of 
harmonics introduced to power systems is examined. Now, for several reasons the BVI 
needs to be modelled. First, it simplifies the analysis of the BVI's power electronics system. 
Second, it speeds up simulation time in comparison with the exact system simulation. Third, 
the switching frequency could be much bigger than the synchronous frequency. During a 
switching period, no considerable change might happen in steady state of power systems. 
At the same time, the FACTS controller completes a switching drive cycle which has an 
important role in constructing its outcomes. Therefore, the simulation time step is required 
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to be very small for FACTS controllers and much bigger for power systems. An approximate 
model can remedy this. Chapter 5 describes modelling of the BVI. 
The state-space averaging technique is used for modelling the BVI. Conventionally, the av- 
eraging method is applied to dc-dc converters. However, averaging is now applied to a 50 Hz 
BVI, which is a new work in the field. From PSpice and MATLAB simulations, the aver- 
age models and exact system are compared and agree well. Moreover, the average model is 
improved by adding a switching-ripple approximation, produced by an auxiliary state-space 
equation. The solution is expandable as a Fourier series which can be suitably truncated. 
Again, PSpice and MATLAB simulate the average-plus-ripple model giving good agreement 
with the original system. 
Using the introduced models, the BVI's stability and transient response are examined in 
Chapter 6. First, the stability of the BVI is analysed. Practical work is presented to validate 
the analysis. Then, the stability of shunted and series BVIs is examined using realistic power 
system parameters. Second, the BVI as a series compensator is inserted in a power system 
proposed by the IEEE as a benchmark. Its steady state is simulated with SIMULINK. Then, 
the average model as well as the exact system of the BVI are subjected to sudden changes 
in the input voltage and the amplifier gain. SIMULINK and PSpice provide the transient 
response of the BVI. Experimental work is introduced to examine sudden changes in the 
amplifier gain of a shunted BVI. 
Finally, Chapter 7 reviews the problem considered and the achievements of this research as 
a conclusion. It also suggests the main avenues of potential future work. 
1.4 Novel work undertaken 
This thesis starts from a basic point, and presents a new FACTS controller. Hence, much of 
the work is novel and consists of the following contributions to the field: 
" Introduction of a new classification scheme for FACTS controllers, published in [66]. 
" Presenting a new FACTS controller, the Bootstrap Variable Inductance, published in 
[25,65]. 
" Proposing a new PWM analysis for the BVI extendible to other PWM schemes, pub- 
lished in [64]. 
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. Detailing the proposed harmonic analysis, published in [671, [71). 
9 Introducing the average model of the BVI and a superimposed ripple model, published 
in [68]. 
" Presenting a discrete switching sequence for controlling the BVI's switching amplifier, 
published in [69). 
" Introducing the stability and transient response of the BVI, published in [70]. 
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Chapter 2 
FACTS overview 
Conventionally, capacitor banks, inductors, and synchronous machines are used to control 
a transmission line's parameters. Since 1988, power systems have been introducing power 
electronics-based systems as FACTS controllers, defined in Chapter 1. They are responsible 
for controlling one or more ac transmission parameters. FACTS controllers are expected 
to be applied widely in power systems in the future, due to their high speed, flexibility, 
controllability, and so on. 
FACTS controllers have been named by the IEEE in three main categories based on how 
they are connected to the ac power systems: shunt, series, and combined series and shunt 
[12]. This chapter reviews existing FACTS controllers, in these three groups. 
As a result of this literature survey a new classification scheme has been proposed for FACTS 
controllers [66]. The proposed classification is not included in this thesis. However, here 
a brief description is provided. The FACTS controllers are grouped based on their general 
and common specifications rather than as a collection of disparate items. This classification 
would help newcomers to the field to recognise relationships between the various controllers, 
and to realise their similarities and differences. It also could help in the understanding of 
their operation and characteristics. 
The proposed classification scheme is multi-dimensional. It classifies FACTS controllers ac- 
cording to five independent measures, which may be considered as five orthogonal axes: 
connection, commutation, switching frequency, energy storage element, and dc port. Ex- 
amination of each characteristic of a particular FACTS controller results in a symbol Sl 
to S5. The five symbols are then concatenated to form a classification string of the form 
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Sl-S2-S3-S4-S5. For example, the static VAR compensator's (SVC) classification string is 
1P-NC-LF-ZES-NDC. This means the SVC is a one-port parallel FACTS controller (1P) 
which is shunted across a busbar. It uses natural commutation (NC) at a low switching fre- 
quency (LF). The SVC also uses ac capacitors and inductors as its energy storage element. 
These ac energy storage elements are discharged in a fraction of an ac-cycle. Thus, they are 
negligible or zero energy storage elements (ZES). Also, the SVC has no dc-port (NDC). 
Here the IEEE categories are reviewed in three different sections by giving a few examples. 
The details of all FACTS controllers and their functions are tabulated in three tables at the 
end of each section. 
2.1 One-port shunt controllers 
Shunt controllers can generally be considered as one-port systems whose input voltages are 
supplied by power system busbars. These controllers are usually used to generate or absorb 
reactive power to stabilise a busbar voltage. Also, they control the power factor of a load 
bus or damp power system oscillations. In a few cases, they have employed energy storage 
elements to provide additional capabilities such as power conditioning or filtering the load 
harmonics. 
There currently exist eleven categories for one-port controllers [12]. They are Battery Energy 
Storage System (BESS) [8,45], Static Synchronous Compensator (SSC) [26], Static Synchron- 
ous Generator (SSG) [75], Static VAR Compensator (SVC) [35,29], Static VAR Generator or 
absorber (SVG) [48], Superconducting Magnetic Energy Storage (SMES) [50,46], Thyristor 
Controlled Braking Resistor (TCBR) [30,53], Thyristor Controlled Reactor (TCR) [29,44], 
Thyristor Switched Capacitor (TSC) [29,44], Thyristor Switched Reactor (TSR) [29,44], 
Static VAR Systems (SVS) [51], VAR Compensating Systems (VCS) [52,29]. Table 2.1 
shows the one-port FACTS controllers in detail, and tabulates their main and subsidiary (if 
any) functions. Moreover, two examples of one-port parallel controllers are examined. 
2.1.1 Static VAR compensator (SVC) 
The conventional static VAR compensator (Fig. 2.1) consists of a capacitor in parallel with 
a thyristor-controlled reactor (TCR). The capacitor and inductor are physical significant 
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elements in comparison with the leakage inductances. A TCR consists of a naturally com- 
mutated back-to-back thyristor in series with an inductance. The inductance is split into two 
equal parts. So, if a fault occurs on the thyristor the fault current will be limited. Fig. 2.2 
shows the effect of two different firing angles on the TCR's current. 
For a firing angle of 90°, the thyristors are in a full-conduction state. If the firing angle is 
greater than 90° and less than 180°, then a partial conduction between 0° and 180° will take 
place. Let the conduction angle be a and firing angle a, then a= 2(ir - a). In this case, 
the quarter-symmetry of the current waveform eliminates even harmonics and cosinusoidal 
terms. However, the SVC introduces significant low order harmonics to power systems. If the 
firing angle is less than 90° the TCR's current (I) will be asymmetrical. Consequently, all 
harmonics including both sinusoidal and cosinusoidal terms are present in the TCR's current. 
It is conventionally used to stabilise a busbar voltage and improve damping of the dynamic 
oscillation of power systems [75], [35]. Many SVCs have been deployed since 1970. 
Rest of 
Busbar 
------------- ---------- Control unit 
Vref 
Voltage Regulator 
i 
Firing angle calculator 
-----------------------' 
Power System 
r xLI2 
Xc 
t 
XL/2 
1-EL-1 I 
Figure 2.1: Static VAR Compensator. 
Both the inductor and capacitor are energy storage elements. However, as they are placed 
in an ac circuit, they are unable to supply excessive reactive power for a long time. This 
is because the time scale for delivering the stored energy is very small. The peak stored 
energy in a three-phase SVC operating in capacitive mode is E= 2CV2, where C is the 
equivalent SVC capacitance and V is the line peak voltage. The three-phase apparent power 
is S= wE. Supposing this stored energy (E) is going to supply the three-phase apparent 
power S. It takes EIS = 0.00318 seconds for the total stored energy to be discharged, or 
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0.159 cycle. In this context, the SVC stores an insignificant amount of energy. Therefore, on 
an instantaneous basis, the input and output powers are nearly equal. 
a=90 
0 0005 0.01 0015 002 0025 003 0035 004 
a=100 
0 0005 0 01 0 015 0 02 0 025 0 03 0035 004 
t [sec] 
[sec] 
Figure 2.2: The effect of thyristors' firing angle (a) on the SVC current. 
2.1.2 Static synchronous compensator (SSC) 
The SSC comprises a voltage source inverter which is connected to the power system through 
a transformer (Fig. 2.3). The inverter's switches are of the Gate Turn Off (GTO) thyristor 
type. GTOs are currently the chosen device for power system applications. They are less 
expensive than other types and have higher blocking voltages and forward currents. They 
can turn on in typically 5-10µs and turn off in about 10-30µs. This leads to a recommended 
switching frequency of about 3kHz, with an upper limit of 5kHz [6]. 
The inverter's output voltage can be adjusted by appropriate switching control. This voltage 
is compared with the power system voltage. These two voltages are separated by a step- 
down transformer, which introduces a small leakage inductance. Thus, a small change in the 
inverter's voltage makes a considerable change in the current through the leakage inductance. 
As shown in Fig. 2.3, if the SSC's voltage is bigger than the line voltage, then a capacitive 
current is drawn by the converter. When the SSC's voltage is less than the line voltage, 
then an inductive current is absorbed by the SSC. In other words, the SSC can draw either 
capacitive or inductive current [26]. 
Comparing the SVC and the SSC, two related points arise. First, the SSC has a converter 
whereas the SVC does not. A capacitor provides the desired dc voltage. In practice, the 
capacitor voltage remains constant, except for small parasitic losses. This voltage drop can 
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Table 2.1: Shunt connected FACTS controllers 
Name Main Function Subsidiary Function 
BESS Load levelling Voltage stabiliser, active 
Battery energy filter, UPS 
storage system 
SSC Voltage control VAR compensation, damping 
Static synchronous of oscillations, transient 
compensator stability 
SSG Exchanging independently 
Static synchronous controllable real and reactive 
generator power with power systems 
SVC Voltage control VAR compensation, steady 
Static VAR state and dynamic stability 
compensator 
SVG Generating or absorbing Steady state and dynamic 
Static VAR reactive power stability (TCR and TSC in 
generator parallel) 
SVS Stability limit extender Voltage control 
Static VAR at the midpoint of long 
systems transmission lines 
SMES Dynamical control of power As SSC, the energy storage 
Superconducting magnetic flow in power systems is superconducting reactor 
energy storage 
TCBR Aiding to damp power flow 
Thyristor controlled oscillations and decrease risk 
breaking resistor of losing synchronism 
TCR Continuous reactive power 
Thyristor controlled reactor absorber 
TSC Stepwise reactive power 
Thyristor switched capacitor generator 
TSR Stepwise reactive power 
Thyristor switched reactor absorber 
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Figure 2.3: Static Synchronous Compensator, showing three modes of capacitive current (Vo > V), zero 
current (Vo = V), and inductive current (Vo = V). 
be compensated by proper switching control. The SSC's dc-port provides a better control 
over a range of capacitive and inductive current. This makes for a reduction in the level of 
harmonics introduced to the power system. The reason is that forced commutation provides 
controllability over the switching frequency. Then, using high switching frequency, the har- 
monic performance could be improved. 
Second, unlike the SVC, the energy storage element of the SSC (capacitor) is located in its 
dc-side. The capacitor should be capable of supplying a transient overload for several cycles. 
As an example, consider a 60Hz SSC whose rated reactive power capability is 100MVAR. 
Additionally, under transient conditions this equipment must supply 125MW of active power 
for 10 cycles. To achieve this, the energy stored in the dc capacitor bank must be at least 
125MW x 10 / 60Hz = 20.8MJ. If the dc capacitor voltage is nominally 6kV, then E_ 
2CV2 gives the minimum capacitance as C=1.16F. In practice C must be larger, because 
the dc voltage should be kept close to its nominal value for the power converter to work 
properly. Let the voltage fall to 5kV at the end of the transient. The capacitance must 
now be 2x 20.8MJ/(62 -5 
2) = 3.78F. This corresponds to a maximum stored energy of 
1/2 x 3.78 x 62 = 68.07MJ and a minimum of 1/2 x 3.78 x 52 = 47.25MJ. Meanwhile, the 
time in which the capacitor can supply 100MVA is E/S = 20.8/125 = 0.166 seconds, or 10 
cycles at 60 Hz. Therefore, there exists a big difference in the capability of the SVC and the 
SSC energy storage elements. In the case that a battery is considered as the energy storage 
element, it can supply the required MVA for a longer time than capacitors. 
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2.2 One-port series controllers 
One-port series controllers are usually used to vary the effective series reactance of trans- 
mission lines. Their purpose is to control the power transmitted through a transmission 
line, improve the steady state stability of power systems, or improve transient and dynamic 
stability of power systems. 
Series connected FACTS controllers have been defined by IEEE in seven categories [12]. They 
are Static Synchronous Series Compensator (SSSC) [22,58], Thyristor Controlled Series Ca- 
pacitor (TCSC)[24,9,72] Thyristor Controlled Series Compensation (TCSC') [4,28], Thyris- 
tor Controlled Series Reactor (TCSR) [28,62], Thyristor Switched Series Capacitor (TSSC) 
[32,44], Thyristor switched Series Compensation (TSSC') [27,32], Thyristor switched Series 
Reactor (TSSR) [62]. Table 2.2 summarises one-port series FACTS controllers. Their main 
and subsidiary functions have also been mentioned. Additionally, the SSSC and the TCSC 
are explained in the following two sections. 
2.2.1 Thyristor controlled series capacitor (TCSC) 
The TCSC consists of a series capacitor bank, shunted by a TCR to provide a smoothly 
variable series capacitive reactance [12]. Fig. 2.4 shows a TCSC in series with a transmission 
line. It injects a series voltage proportional to the line current but in quadrature with it. 
Inserting a TCSC modifies the equivalent reactance of the line, and hence the transmitted 
power can be varied. 
Considering Fig. 2.4, the equivalent impedance of the TCSC can be worked out as: 
Zeq(ws) =1, /a)Cw8 (2. i) 
where L(a) is the equivalent inductance of the TCR at conduction angle a, and C is the 
fixed capacitance of the TCSC. A TCSC can be operated in three modes: thyristor-blocked 
mode (L(a) = oo), thyristor-bypassed mode (L(a) = L), and vernier operating mode. In the 
first mode, the thyristors are fully off. In the second mode the thyristors are fully conduct- 
ing. In the third mode, the TCSC equivalent capacitive reactance is varied continuously by 
controlling the firing angle of the thyristors [72]. 
The TCSC is a one-port circuit in series with a transmission line. Like the SVC, it uses 
energy storage elements in the ac-side. 
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Table 2.2: Series connected FACTS controllers 
Name Function 
SSSC Controlling transmitted power by increasing or 
Static Synchronous decreasing reactive voltage drop, increase or decrease 
Series Compensator resistive voltage drop across the transmission line 
TCSC Continuous capacitive reactance compensation 
Thyristor controlled 
series capacitor 
TCSC' Continuous capacitive/inductive compensation 
Thyristor controlled 
series compensator 
TCSR Continuous inductive compensation 
Thyristor controlled 
series reactor 
TSSC Stepwise capacitive compensation 
Thyristor switched 
series capacitor 
TSSC' Stepwise capacitive/inductive compensation 
Thyristor switched 
series compensation 
TSSR Stepwise inductive compensation 
Thyristor switched 
series reactor 
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Figure 2.4: Thyristor Controlled Series Capacitor. 
2.2.2 Static synchronous series compensator (SSSC) 
The SSSC is a static, synchronous generator operated as a series compensator. The generated 
voltage is in quadrature with the line current, and is controllable independently of it [22]. In 
other words, the injected series voltage is : 
I 
v8s$c =j'IIK (2.2) 
where V,,, c is the series injected voltage by the SSSC, I is the line current, and K is the 
magnitude of the voltage I Vac 1. Fig. 2.5 shows the SSSC model. It employs a step- 
down transformer, whose leakage inductance forms a non-physical reactance in series with a 
converter. It is claimed that, unlike capacitance, the SSSC does not cause resonance with 
system inductances [22,58]. 
Comparing the SSSC with conventional series compensators, such as a fixed capacitor or a 
TCSC, two points are important. First, considering a transmission line in series with an 
either a fixed capacitor or a TCSC, the power transmitted through the line will be (from 
(1.2)): 
P=- 
VR VS 
sin b XL(1 - 
XL 
(2.3) 
where VS and VR are the phasors of sending-end and receiving-end voltages, and ö is the 
phase angle between sending-end and receiving-end voltage. Replacing the fixed capacitor by 
an SSSC, the real power transmitted through the line will be: 
P= 
Vý, 
LS 
sin 3+ 
LR 
Vaaac cos 2 
(2.4) 
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Figure 2.5: Static Synchronous Series Compensator. 
where VR, VS, and 3 have the same definitions as (2.3), and V83 has been defined by (2.2). 
Comparing (2.3) and (2.4), the TCSC can only increase the power transmitted. In contrast, 
the SSSC can not only increase the power transmitted through the line but also decrease 
it, by reversing the polarity of V,,,,. Fig. 2.6(a) shows the effect of conventional series 
compensation for a 24St transmission line. The line reactance is partially cancelled in five 
steps, every step 1.611 based on (2.3). Fig. 2.6(b) shows the effect of the SSSC on the same 
line. The SSSC's injected voltage V83 is varied between -30kV and 30kV in eight steps 
(five step increasing and three steps decreasing the power transmitted), according to (2.4). 
The lowest curve corresponds to V,,, c = -30kV and the highest to Vac = 30kV. 
However, the offset shown in Fig. 2.6(b) means that even for 3=0a considerable amount 
of real power is transmitted through the transmission line. In fact, when the SSSC injects 
inductive voltage, the stability margin is decreased (Fig. 2.6(b)). Additionally, the introduced 
definition of the SSSC is valid only for single frequency steady state conditions. In a transient 
situation, the magnitude and phase of the line current should be defined as explained on page 
6. 
The SSSC is a one-port circuit in series with a transmission line. Like the SSC, the SSSC 
has a converter in which a capacitor develops the desired dc voltage. 
2.3 Two-port controllers 
Two-port controllers have one port in parallel and another in series with the power system. 
The first port is shunted across a busbar. The second port is inserted in series with a trans- 
mission line. However, when two area networks are using a two-port controller, the second 
port is inserted in the tie line between them. These controllers are usually used to control the 
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Figure 2.6: The active power transmitted through a transmission line, (a) Conventional series compensation 
(fixed capacitor or the TCSC), (b) The SSSC series compensation. 
power transferred between two ac networks, control and route the active power through trans- 
mission lines, improve the transient stability of power systems, or absorb /generate reactive 
power for a busbar. 
There are three categories for two-port controllers [12]. They are Interphase Power Controller 
(IPC) [63], Thyristor Controlled Phase shifting Transformer (TCPST) [39,13], Unified Power 
Flow Controller (UPFC) [23,21,43,74,20,3]. Table 2.3 summarises their functions. The 
IPC and UPFC are discussed in detail. 
2.3.1 Interphase power controller (IPC) 
The IPC is a controller of active and reactive power. It interconnects two ac networks and 
consists of inductive and capacitive branches subjected to separately phase-shifted voltages. 
The active and reactive power can be set independently by adjusting the phase shifters and/or 
branch impedances, using mechanical or electronic switches [12]. Two surge arresters near 
the sending-end and receiving-end busbars protect the two networks against overvoltages. 
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Table 2.3: Two-Port FACTS controllers 
Name Function 
IPC Independent active and reactive power controller 
Interphase power controller between two areas 
TCPST Controlling power flow, improving power system 
Thyristor controlled phase transient and dynamic stability 
shift transformer 
UPFC Series/shunt compensation, phase angle regulation 
Unified power flow controller 
the sending-end and receiving-end busbars protect the two networks against overvoltages. 
A third arrester in parallel with the capacitor in the second branch protects the capacitor 
against overvoltages. 
Area 1 Area 2 Area 1 
VS 
( 
Area 2 
VR 
f (`§ 
(b) - 
Y_ I7 
Figure 2.7: Interphase Power Controller (a) one-line diagram, (b) simplified model. 
The IPC can regulate both the direction and the amount of active power transmitted through 
a transmission line [63]. Fig. 2.7(a) shows a one-line diagram of the IPC for connecting two 
ac networks. In the particular case where the inductive reactance is equal and opposite to the 
capacitive reactance (XL = -Xe), then the active and reactive power transmitted between 
two ac busbars are (PS = Re(VSIS) and Q= Im(VSIS)) 
PS-PR=21 
Vs 11Vit1 
sin02201 cos(5-01202) (2.5) 
QS = QR =-21V 
11 VR I 
sin 
02 :1 
2'01 
Sin(b - 
01 2 02) 
(2.6) 
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where ¢1 and ¢2 are phase shift angles, VR and VS are receiving and sending-end voltage 
phasors, 3= JS - bR is the phase angle between them, and XL = -Xc = X. Considering 
(2.5), the power transmitted depends on cos J. Now let 01 and ¢2 be fixed. For a limited 
range of b the active power transmitted from one area to the other remains almost constant. 
For example, let the maximum transmissible active power in (2.5) be 200MW, and the phase 
shifters be fixed at 01 = -18° and ¢2 = 0°. For a range of 3E [-20°, 2°] , the maximum 
power deviation would be 3.7 MW. In other words, if 6 varies over 22°, then the transmissible 
power deviates only 1.85% with respect to 200MW. Additionally, if ¢i is equal to ¢z, then 
the transmissible active (2.5) and reactive power (2.6) will be zero. 
Moreover, the total current at the receiving-end is the sum of the two branch currents: 
IR _IVRIC15R-IVsIejas+ml+IVRICj5R_IVgIeSS 
2 (2.7) jX -jX 
or: 
IR = 
jX 
(ei 2- eih) (2.8) 
Similarly, the total sending-end current is: 
IS =I 
VR I eýaR 
jX 
(e-jOl - e-ems) (2.9) 
Therefore, the IPC could be modelled as two voltage-dependent current sources as shown in 
Fig. 2.7(b). The current source at each end depends on the voltage at the other end and the 
phase shifters' angles. 
2.3.2 Unified power flow controller (UPFC) 
The UPFC (Fig. 2.8) is a combination of an SSC and an SSSC, sharing a common dc link. 
The step-down transformers introduce negligible non-physical inductance to the UPFC. The 
UPFC can control both the active and reactive power flow in the line. It can also provide 
independently controllable shunt reactive compensation [12]. In other words, the UPFC can 
provide simultaneous control of all the basic transmission line parameters. 
The transmission line voltage is the vector summation of the busbar voltage phasor VS and 
the UPFC injected voltage phasor VINJ. If VJNJ is in parallel with a bus voltage VS, then 
the UPFC will act as a bus voltage regulator, shown in Fig. 2.9(a). Meanwhile, for an 
arbitrary injected voltage (VINJ), its projection on VS acts as a voltage regulator. Therefore, 
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Figure 2.8: Unified Power Flow Controller. 
the UPFC can combine voltage regulation with other properties such as series compensation 
(Fig. 2.9(b)). Furthermore, if VJNJ is perpendicular to the transmission line current, then 
the UPFC acts as a series compensator, the same as a SSSC. It also can be used as a phase 
shifter and a voltage regulator (Fig. 2.9(c)). 
diýC 
A V, T/S Urur yý d l/s YNJ `-ý YNJ %/ 
TS 
ý/ 
YS 
(e) (b) 
(c) 
Figure 2.9: The UPFC operational modes (a) voltage regulator, (b) voltage regulator and series compensator, 
and (c) voltage regulator and phase shifter. 
However, if the UPFC is used as a phase shifter, assuming the voltage magnitudes at both 
ends are equal, then: 
V/NJ=2VS(1- cos a) (2.10) 
where a is the phase shift introduced by the UPFC. To have an economical phase shifter, the 
injected voltage VJNj in (2.10) has to be less than VS. This implies -60° <a< 60°, or 120° 
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phase shift. 
The UPFC is a two-port circuit (in series with a transmission line and parallel with a busbar). 
Unlike the TCSC and the SVC, the UPFC's dc-port provides the possibility of independent 
operation of the UPFC's converters. 
2.4 Discussion 
The current FACTS controllers can also be divided into two groups according to the presence 
or absence of a dc port. In the first group, those controllers with no dc port, the components 
are subjected to alternating voltages and currents only. This group generally employs physical 
impedance (usually inductors or capacitors) together with back-to-back thyristors. Examples 
include the SVC and the TCSC. The second group, more recently developed, includes those 
controllers that have one or more ac/dc converters between the ac power system and a dc 
port. Often no physical impedance is interposed between the ac port and the converter. The 
leakage inductance of the ac port's step-down transformer provides sufficient reactance at the 
switching frequency. This group is then subdivided into physical impedance and non-physical 
impedance. Examples are the SSC and the SSSC, which both fit in the dc-port group, using 
non-physical impedance. 
I 
I V 
Figure 2.10: General schematic model of advanced FACTS devices. 
To clarify the discussion, the general schematic model of Fig. 2.10 is considered. E is the 
power system's voltage phasor referred to the transformer secondary. The first group of 
controllers has a physical impedance X, and V=0. For the second group, X is either 
the leakage reactance of the step-down transformer or a physical reactance (referred to the 
secondary), and V is the fundamental voltage phasor of the ac/dc converter. The effective 
impedance presented to the power system is 
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I 1- A (2.11) 
where A= VIE is the voltage gain from the power system to the converter. For purely 
reactive power, LA is set to 0. Assume X is inductive. If A<1, Z is inductive; if A>1, it 
is capacitive. The reactive power produced by the FACTS controller is given by 
1E12(1-A) 
X 
(2.12) 
In practice, Q is changed by varying A. The sensitivity OQ/äA is inversely proportional to 
X. So, for small X, only a small change in A is needed to move Q over its rated range. 
An advantage resulting from this is that the magnitude of V is always close to that of E. 
So, the dc-port voltages can be relatively low, somewhat in excess of V12-1 E 1. A practical 
disadvantage of small X is that fault currents can be very large, in the order of E/X. Another 
drawback is that the converter can inject large high-frequency harmonic currents into the 
power system. This is because the negligible non-physical reactance is still quite small at the 
switching frequency. Meanwhile, for a large physical X, Q can be changed smoothly. 
In summary, there are conventional controllers which use 
" insignificant energy storage 
" SCR thyristor switches 
" significant physical impedances 
" no dc-port 
" natural commutation 
Additionally, more advanced FACTS controllers have been suggested which use 
" energy storage elements such as capacitor, battery, superconducting, or external source 
" GTO or IGBT switches 
9a dc-port 
" non-physical reactances (the leakage inductance of step-down transformers) 
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" closed-loop control to produce the desired currents or voltages at the terminals 
Considering the above groups, a third group of FACTS controllers is proposed. FACTS 
controllers within this group have a combination of the above characteristics so that they use 
" energy storage elements such as a capacitor, battery, superconducting, or external 
source 
" GTO or IGBT switches 
"a dc-port 
" significant physical impedances 
" open-loop or closed-loop control to produce the desired currents or voltages at the 
terminals 
The advantages of this group of FACTS controllers were discussed in Chapter 1. This thesis 
develops a FACTS controller, the Bootstrap Variable Inductance (B VI), which fits in the third 
group. The BVI emulates variable positive/negative inductance, as discussed in Chapter 3. 
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Chapter 3 
Bootstrap variable inductance 
(BVI) 
The principal aim of flexible alternating-current transmission systems (FACTS) [12] is to 
control the active and reactive power flow within an ac transmission system, while main- 
taining an adequate stability margin. Most of the system parameters are fixed by existing 
installations, system specifications and operating conditions. The usual approach is to add 
reactance in series with the lines, or in shunt at selected busbars. In this chapter, an elec- 
tronically emulated variable inductance will be introduced. This new method is called the 
Bootstrap Variable Inductance (BVI). Using this method, a wide range of positive/negative 
inductance is generated. The BVI could be an alternative replacement for the conventional 
capacitive approach. 
3.1 Reductance 
Let the question "What is negative inductance? " be the starting point of this section. In 
circuit-theory terms, inductance is defined by the branch equation di/dt = v/L. In other 
words, a positive voltage across the branch is associated with an increasing current through 
it. The constant of proportionality is the inductance, L henries. In the frequency domain, 
the branch impedance for sinusoidal excitation is Z(jw) = V/I = jwL. In an ac power 
system, inductive reactance at the synchronous frequency w, is XL = w, L, and is positive. 
Now suppose that a positive voltage across a branch is instead associated with a decreasing 
current through it. Then 
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di -v 
dt =r 
(3.1) 
where r is a positive constant of proportionality, which is proposed to be called reductance. 
Reductance is a new terminology which was presented in [25] as the first introduction of 
the BVI. Comparing with di/dt = v/L, it can be seen that the branch has an inductance 
of L= -r, or equivalently, a negative inductance of r. To avoid confusion with negative 
quantities, it is preferred to be called reductance of r henries, where r is positive: r- -L. 
Reductance is a synonym for negative inductance. Its impedance is Zr(jw) = -jwr. Its 
reactance at w, is Xr = -w8r, which is negative. 
3.1.1 Capacitance compared to reductance 
Now, the question "is reductance just capacitance by another name? " is examined. At 
the single frequency w,, reductive reactance is indistinguishable from capacitive reactance. 
As shown in Fig. 3.1(a) (obtained with PSpice), a sinusoidal voltage waveform results in 
identical sinusoidal current waveforms, leading by 90°. However, when a range of frequencies 
is considered, reductive reactance Xr = wr differs greatly from capacitive reactance Xc _ 
-1/wC. Both are negative, but as frequency increases, Xr I increases whereas ( Xc ý 
decreases. 
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Figure 3.1: Comparison of reductance and capacitance. (a) Sinusoidal voltage waveform, (b) trapezoidal 
voltage waveform. Top: impressed voltage; middle: current in reductance; bottom: current in capacitance. 
Although reductance and capacitance are indistinguishable at a single frequency, when harmonics are present 
their behaviour is quite different. 
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For non-sinusoidal waveforms, which contain harmonic frequencies, their behaviour is quite 
different. For example, the trapezoidal voltage waveform of Fig. 3.1(b) (also using PSpice) 
gives different currents. The current waveform for reductance is much smoother, with a lower 
harmonic content. This implies that reductance would be more appropriate than capacitance 
if voltage distortion is present. 
More importantly, capacitance will resonate with inductance, whereas reductance will not. 
This is because the total reactance of an LC loop is wL - 1/wC, which disappears at the 
resonant frequency wo = 1/ LC. In contrast the total reactance of an Lr loop is w(L - I'), 
which is non-zero at all frequencies, assuming r0L. Thus, it is expected that the power 
system stability will be improved when reductance is used in place of capacitance. 
3.2 Variable active passive reactance (VAPAR) 
The "variable active passive reactance" has been developed since 1992. Although it might 
have different applications, it is now concentrated on power system series compensation. 
Negative inductance was first proposed as a power-system component, in the form of a variable 
active-passive reactance (VAPAR) [15]. The VAPAR has subsequently been developed by its 
inventors [16,17,14,19,18]. The VAPAR consists of a voltage-source inverter along with 
a negligible synchronous frequency inductance. A capacitor provides the dc voltage of the 
inverter, as shown in Fig. 3.2(a). The required input inductance is obtained by proper 
switching control, managed by two related feedback control loops. The performance of the 
VAPAR greatly depends on its control process. 
i. 
Bate 
ddve 
roº Lai 
Figure 3.2: The VAPAR: (a) main circuit and (b) control principle. 
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Fig. 3.2(b) shows the principle of the VAPAR control process. It is based on feedback. A 
reference current is derived from the terminal voltage by integrating the voltage waveform. 
The terminal current is monitored and compared with this reference. Then, an inverter is 
controlled to drive the current error towards zero. The capacitor's dc voltage is set by another 
feedback loop. This loop absorbs the appropriate amount of active power to maintain the dc 
voltage at its desired value. This circuit can emulate both positive and negative inductance. 
Considering the three groups introduced in Chapter two, the VAPAR fits in the second 
category. 
However, there are several disadvantages of the VAPAR. First, the VAPAR as a negative 
inductance (-L) is stable if and only if it is used in series with another device. This device 
has to have an equivalent inductance (L'), where L' -L>0 [14]. Thus the VAPAR cannot 
be applied for any kind of stand alone application such as power system shunt compensation. 
Second, the VAPAR uses a complicated control process for stable operation. Third, using 
small X= Lw, causes large fault currents, in the order of V/X. Fourth, the converter can 
inject large high-frequency harmonic currents into the power system. This happens because 
the reactance X is still quite small at switching frequency. So, the small X cannot diminish 
considerably high frequency harmonic currents. Filtering the harmonic currents is essential. 
3.3 Introduction of the BVI 
Here a new approach to the variable inductance/reductance is proposed. In this approach 
the complexity is reduced. Also, in particular, feedback control with its coupled stability 
problems is avoided. As an alternative to the VAPAR, the Bootstrap Variable Inductance 
(BVI) is introduced. 
Fig. D. 1(a) shows the general schematic of the BVI. Basically, an impedance conversion is 
used. Variable positive or negative inductance is produced by a fixed inductance, a switched- 
mode power amplifier and storage capacitors. The principle involved is the bootstrapping in 
analogue electronics. This may be described as a type of feedforward. The applied voltage 
V feeds an impedance Z(jw) in series with a voltage amplifier of gain A(jw). The effective 
input impedance can easily be obtained using KVL in Fig. D. 1(a): 
Z; n(. 7w) =V- 
Z(jw) (3.2) 
I 1- A(jw) 
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Figure 3.3: (a) Principle implementation of the BVI and (b) ratio of apparent input inductance L;,, to the 
physical inductance L as a function of amplifier gain A for the BVI. Positive reductance is identical to negative 
inductance, r_ -L 
Now let A(jw) be a positive constant A. When A<1, Zt has the same sign as Z but 
greater magnitude. If Z is made inductive (Z = jwL), then the BVI will emulate inductive 
impedance. Thus, only reactive power is absorbed by the BVI from the power system. When 
A=1, Z,, = oo so I=0. The input impedance Zi,, appears effectively infinite because a 
unity gain (A = 1) drives both ends of the impedance Z to the same voltage. This principle 
is known in analogue electronics as bootstrapping. When A>1, Z;,, has the opposite sign 
to Z (negative impedance conversion); thus if we make Z inductive (Z = jwL), the circuit 
will emulate a reductive impedance. So, only reactive power is delivered by the BVI to the 
power system. By varying A, a wide range of inductance/reductance can be generated. For 
example, if A varies from 0 to 2, Li ranges from L to oo and -oo to -L, as shown in Fig. 
D. 1(b), according to 
L{n 
_1 L 1-A 
(3.3) 
In addition to controlling the reactive parameters of a power system, the BVI can also be made 
to supply active power from its dc energy storage capacitors. Supposing instead of a real gain 
A the amplifier provides a complex gain Aej'. Here, ¢ is a phase shift deliberately introduced 
into the amplifier. The amplifier's output-voltage phasor is now A(cos 0+j sin 0) V. By 
replacing this voltage as the amplifier's output voltage in Fig. D. 1(a), the input impedance 
is: 
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(w) - 
jw3L(1- Acos¢) 
- 
w, LAsin¢ (3.4) Zi" ' 1+A2-2Acos0 1+A2-2Acos 
The first term in (3.4) is a variable inductive/reductive reactance. This term reduces to that 
of (3.3) when 0=0. The second term emulates a positive/negative resistance. This term 
vanishes when 0=0. The apparent power delivered to the power system is now 
S =P+ jQ =_A 
1 V2 
sin¢+j 
IVI2(1-Acos0) (3.5) 
wdL wdL 
If sin 0 is positive, the amplifier's output voltage leads the BVI's input voltage. Thus, the 
BVI's energy storage elements supply real power to the power system. If sin 0 is negative, the 
BVI absorbs real power from the power system, storing energy. In this case, the amplifier's 
output voltage lags the BVI's input voltage. One outcome is that the BVI could also be used 
for peak levelling. It stores energy in batteries during off-peak times and delivers it at peak 
times. However, the amount of power is restricted by (3.4) and (3.5). 
Because feedforward is involved, the BVI is immune to instability. In other words, the 
impedance conversion is applied to inductance as well as equivalent resistance representing 
the parasitic losses. Thus, the impedance is converted from R+Ls to -R'-L's (all parameters 
are positive). Hence, the BVI is always stable. This is a valuable characteristic when the 
properties of the power system in which it is connected can change. The new proposed circuit 
is shown in Fig 3.4. 
3.3.1 How the BVI works 
The operation of the BVI, shown in Fig. 3.4, is illustrated by Fig. 3.5 using PSpice. The 
two switches are called sl and s2 which correspond to the upper and the lower switches 
respectively. The corresponding freewheel diodes are Ds1 and Ds2. The voltage of si is 
V(3,5), and for s2 is V(4,5). A sinusoidal PWM scheme controls sl and s2. The reference 
is taken from the stepped-down input voltage. The carrier is a triangle waveform at 1kHz. 
The reference is compared with the carrier. The resulting waveform drives either sl on, if 
the reference is greater than the carrier, or s2 on if the reference is smaller than the carrier. 
If one switch is on, the other must be off. To avoid any possible overlap, a switch is triggered 
on at the time in which the transition of the other switch to off state is almost complete. 
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Figure 3.4: Circuit schematic of the BVI, showing a possible implementation with self-powering from the 
terminal voltage. 
The current in the switches and freewheel diodes are illustrated by I(sl), I(Dsl), I(s2), 
I(Ds2) in Fig. 3.5 (obtained by PSpice). The top waveform shows the current through the 
switches in every cycle. During the first half cycle, sl and Ds2 carry the current through the 
inductance L. Then, for the second half cycle s2 and Dsl conduct the inductor current, as 
shown in Fig. 3.5. 
Considering Fig. 3.6, when sl conducts, the upper capacitor delivers energy to the inductor's 
magnetic field. Meanwhile, if Ds2 conducts, the energy is sent back by the magnetic field 
to the lower capacitor's electric field. Therefore, in the first half cycle, the upper capacitor 
is discharged whereas the lower capacitor is charged. A similar process happens for s2 and 
Dsl in the second half cycle. While the upper capacitor is charged by conduction of Dsl, 
the lower capacitor is discharged by conduction of s2. In Fig. 3.6, V(5,20) is the voltage 
across the inductor and I (L) is the inductor's current, which is proportional to the integral 
of V(5,20). 
As with any power electronic circuit, a number of issues must be resolved before the BVI 
can be considered a practical proposition. These issues are discussed by the following two 
sections. 
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Figure 3.5: The switches' voltages and currents of the BVI's switching amplifier. 
3.3.2 BVI's inverter 
In principle, any type of power amplifier could be used for implementing A. However, in high- 
power applications high efficiency is desirable. So the amplifier uses a switched-mode output 
stage with pulse-width-modulation (PWM), or any other possible switching sequence, for 
100% theoretical efficiency. Such amplifiers have been proposed for FACTS applications [49]. 
The PWM scheme applied to the BVI and its harmonic analysis are detailed in Chapter 4. 
Different types of inverters can be used in place of the single-phase and three-phase inverters 
shown in Figs. 3.4 and 3.15. However, the BVI's inverter must satisfy two major conditions, 
relating to the magnitude and phase of the amplifier's output voltage. First, the BVI's 
amplifier must produce an output voltage whose magnitude is variable. Second, the phase of 
amplifier's output has to be controlled based on two different possible operating modes. In 
the first mode, the BVI either generates or absorbs reactive power, which is its routine task. 
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Figure 3.6: Energy interchange between capacitors and inductor where V(3,0) is the upper capacitor voltage, 
V(4,0) the lower capacitor voltage, V(5,20) the inductor voltage, and I (L) the inductor current. 
Thus the amplifier's output has to be in phase with the BVI's input. In the second mode, 
the BVI delivers active power (for a limited time) as well as compensating reactive power 
for power systems. Then, the phase difference between the amplifier's output and the BVI's 
input is set based on (3.5) for different working conditions. 
Additionally, every inverter has some advantages as well as disadvantages. For example, 
consider the half-bridge inverter of Fig. 3.4. This design is simple to implement. Switching 
losses are low as only two switches are used in each phase. However, the switches' blocking 
voltage is twice the capacitor voltages. Let the input peak voltage be typically 5kV. Then, 
the capacitor voltages are 10kV (assuming AE [0,2]) and the blocking voltage of the switches 
must be 20kV. This needs a number of switches in series, to avoid breakdown with available 
devices. Further, a uniform voltage distribution is essential across the switches. 
----------------ý 
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On the other hand, insulating a 20kV device is very usual for power systems. More import- 
antly, insulation cost is not as higher priority as reliability for power systems. However, the 
blocking voltage across the switches can be reduced by using other types of inverters. Fig. 
3.7(a) shows an alternative example for the power amplifier of Fig. 3.4. This is called a 
Neutral-Point Clamped (NPC) inverter [76,31]. Four switches and two diodes provide the 
desired voltage at node a. There are three modes of operation for this inverter. In mode 
one, the switches sl and s2 conduct, resulting VQN = V. In mode two, switches s2 and s2' 
conduct so that VaN =0 by conduction of Di or D2. In mode three, the switches sl' and s2' 
are on, therefore, VQN = -Vc. 
A modified sinusoidal PWM drives the four switches in three modes. The carrier waveform is 
not applied around the peak of the sinewave [54]. For example, supposing every main cycle is 
divided into six sections of 60°. The inverter works continuously at mode one over [60°, 120°] 
and mode three over [240°, 300°]. Over [0°, 60°] and [120°, 180°], a sinusoidal PWM drives 
the switches in either mode one or mode two. Over [180°, 240°] and [300°, 360°], the switches 
are driven in either mode three or mode two. Using this modified sinusoidal PWM scheme, 
the number of switching transitions is less than for the sinusoidal PWM scheme. Thus the 
switching losses are reduced. 
F D1 sl sl 
VC 
CN s2 
a 
t 52" 
VC 
s 1' 
(a) (b) 
Figure 3.7: An alternative design for switching amplifier with lower blocking voltage for the switches, (a) the 
neutral-point clamped inverter, and (b) the capacitor clamping inverter. 
For the NPC inverter, the switches' blocking voltage is V. As a comparison with the bi- 
level inverter of Fig. 3.4, for a 5kV input peak voltage, the switches' blocking voltage is 
10kV. Thus the switches have to be insulated for 10kV, half of the previous design (20kV). 
A drawback of the NPC inverter is that the number of switches is doubled. It also requires 
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two extra diodes to connect the phases to the neutral point. However, for power systems, it 
is worth having a reliable FACTS controller even if that means somewhat higher cost. 
Fig. 3.7(b) shows a three-level capacitor clamping inverter [41]. A capacitor replaces the two 
diodes in Fig. 3.7(a). The switches are arranged in two pairs, one pair outside the clamping 
capacitor and the other inside it. The switches within each pair are always in complementary 
states: one is open and the other is closed. The capacitor voltage is the same as for the other 
two capacitors, i. e. V. Thus, the blocking voltage of all the switches is V. 
The number of clamping capacitors could be increased. The more clamping capacitors, the 
more switches, but hence the less the switches' blocking voltage. In theory, if n is the number 
of switch pairs, then the blocking voltage will be reduced to 2Vc/n. The voltage of the kth 
clamping capacitor is 2kVc/n, where k=1,2, """, n-1. 
Furthermore, a chain cell converter is presented in [2], [56]. The converter is made up of a 
number of individual elements. Every basic chain cell element includes four switches and one 
capacitor, as shown in Fig. 3.8. The element can provide three voltage levels by commutation 
of the four switches in the cell (zero, positive and negative capacitor voltage). By controlling 
the firing angle of each element, a quasi-sinusoidal voltage source is created. Also, using a 
Figure 3.8: A chain cell converter, containing four elements. 
Another member of the multilevel converter family is the multicell configuration. This in- 
cludes series connection of several power cells [55]. Each cell operates with reduced voltage, 
as shown in Fig. 3.9. The cells are controlled so that a three-level output is produced. The 
multicell converter has a low level of harmonics in the output voltage. If it were used for the 
BVI, then the inductor would reduce the harmonic currents further. 
A sinusoidal PWM controls the inverter within each cell. It receives a reference signal (e. g. 
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V load 
Figure 3.9: Schematic diagram of a multicell voltage source inverter (three cells). 
sinusoidal waveform) and two carriers (e. g. triangle waveform). The carriers' shape and 
magnitude are identical, but of different sign (one carrier is positive and the other one is 
negative). The reference is compared with one of the carriers in the positive half cycle, and 
with the other carrier in the negative half cycle. The resulting output of each cell is a tri-level 
waveform for each cell (`+1', `0' in one half cycle and `-1', `0' in the other half). The objective 
of the modulation scheme is to reduce the distortion in the load voltage and current. This 
can be achieved by suitable phase displacement between the carrier signals of the different 
cells, producing a staircase waveform [55]. Using this technique, it is possible to reduce the 
switching frequency, which lowers the switching losses. 
There are many other types of inverter that could be used in the BVI. However, the main 
aim of this thesis is not to study the detailed circuits. Instead, we assume that a suitable 
inverter can be engineered using present or future switching devices. 
3.3.3 DC-Supply 
The power amplifier requires dc supply rails. It is necessary to consider how much dc power 
is needed, and where it is to be drawn from. Now, inductance and reductance are non- 
dissipative circuit elements, which store energy. They alternately absorb and release energy, 
and the average active power over a mains cycle is zero. Theoretically, the amplifier needs 
no dc power source. In other words, the BVI only needs a short-term energy reservoir, which 
conveniently could be capacitance. 
However, in practice, a small amount of dc power is needed to make up for unavoidable losses. 
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Conduction and switching losses could cause dissipation in the amplifier. Also, the inductor's 
core and winding produce losses. In other words, dc power is needed to supply the parasitic 
losses in the circuit. 
One way to obtain the amplifier's dc supply rails is to feed a rectifier from the terminal 
voltage. This makes Z=,, effectively shunted with a nonlinear resistance. To have a high 
efficiency, the additional current drawn for the losses should be small. For A<2, a voltage- 
doubler rectifier can conveniently be used, as shown in Fig. 3.4. Alternatively, a simple 
rectifier fed from a step-up transformer or auto-transformer could be used. A third solution 
is to derive the dc from some auxiliary ac supply or a local busbar in the power system. 
3.4 Simulation results 
To validate the concept of the BVI as a FACTS controller, PSpice simulations of the circuit of 
Fig. 3.4 were performed. The switching amplifier was powered by a voltage-doubler rectifier 
fed from the terminal voltage. The following parameters were used: 
V= 230V rms, 50Hz; L= 12mH, R. = 0.1511, Rp = 50kfl; C= 100µF, R,. = lmcl; PWM 
carrier = 1kHz symmetrical triangle wave. 
Fig. 3.10 shows the applied voltage and the total current drawn for the following experiments. 
Considering the top row, the left-hand figure shows a non-sinusoidal waveform applied to the 
BVI, for A=2.0. This waveform contains about 15% third harmonic, but the inductor 
current is still quite smooth, containing about 2.3% third harmonic. Theoretically, let f (t) 
be a periodic waveform with period T and quarter-wave symmetry: f (t) =f (t + T/4) = 
-f (t + T/2) = -f (t + 3T/4). The Fourier series of the distorted input voltage can be 
expressed as V= E°O_1 A1, sinwt. If this voltage were applied to a capacitance C, its 
current would be 
00 
Ic(t) = Cdt => CAnc coswnt (3.6) 
n=1 
where w = nw C is the capacitance, and A, a is the nth-harmonic coefficient of the applied 
voltage. On the other hand, if the same voltage were applied to a reductance r, its current 
would be 
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Figure 3.10: PSpice simulation results for the BVI of Fig. 3.4, including voltage-doubler rectifier. (Top row) 
A=2.0, the left-hand picture is a distorted waveform while the right-hand one is sinusoidal, (middle row) 
A=1.5 the left-hand one, showing variable positive inductance; A=1.0 the right-hand one, showing infinite 
inductance, (bottom row) A=0.5, A=0.0, showing variable inductance. 
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Ir(t) Ir (0) +rft Vr(t)dt = Ir(0) +E 
wAý 
(1- coswnt) (3.7) 
n-0 
Ir(0) can be chosen so that the dc term vanishes. Comparing (3.6) and (3.7), the high-order 
harmonic currents are much greater in the capacitance than in the reductance. Assum- 
ing the nth harmonic, the capacitive current is nCAnw, cos wt, and the reductive current 
n- coswt. 
If Z1 = w, C, the nth capacitive harmonic is theoretically n2 times bigger than r .T 
the corresponding reductive current. Therefore, lowering of the harmonic percentage confirms 
that the BVI is emulating reductance rather than capacitance. Capacitance accentuates high 
order harmonics even more. The right-hand figure shows the same conditions as the left one, 
but the applied voltage is sinusoidal. 
The middle row figures show the reductance for A=1.5 (left-hand figure) and infinite 
inductance for A=1.0 (right-hand figure). The last row figures show variable inductance 
for A=0.5 (left-hand figure) and A=0.0 (right-hand figure). In each case the current 
lags or leads the voltage by close to 90° and has the magnitude predicted by analysis. These 
simulations demonstrate that the BVI is a feasible stand-alone emulator of variable inductance 
and reductance. 
3.5 Experimental results 
Experimental work has been performed on the BVI circuit introduced by Fig. 3.4. The 
following parameters were used for practical work: 
" Voltage doubler: capacitors 220pF 385V, diodes 1N5407 
" Amplifier: capacitors 470pF 200V, switches IGBT IRGB42OUD2 
" Inductor: 177mH, copper loss (equivalent to a 25S2 resistance) 
Two kinds of experiments are presented in this section. The first are sinusoidal synchronous 
frequency experiments which are compared with their PSpice simulations. The second are 
non-sinusoidal waveform experiments to show that the BVI emulates reductance. 
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3.5.1 Synchronous frequency experiments 
The input voltage was fixed at about 15V peak to peak for all experiments. The two switches 
were driven by a sinusoidal PWM scheme. The carrier were a triangle of 1271Hz (which is 
not an integer multiple of 50Hz). The reference was a sinusoidal waveform provided by a 
resistive voltage divider connected across the input. 
Fig. 3.11 shows the variable inductance tests (A < 1) for A=0.286, A=0.5, and A=1.0. 
The first column shows the experimental results, and the second column the corresponding 
PSpice simulations. Fig. 3.12 shows the variable reductance tests (A > 1) for A=1.15, 
A=1.5, and A=2.0. 
The experimental results agree well with the simulations. This confirms that the BVI emu- 
lates variable inductance/reductance. However, despite this proof of the concept, a lot of 
development work needs to be done before a high power BVI could be built. 
3.5.2 Non-sinusoidal experiments 
A reductance of 177mH (L = -177mH) has a synchronous frequency impedance of -j55.581 
at 50Hz. This corresponds to a capacitance of 57.3µF at the same frequency. To show that 
the BVI emulates reductance, a non-sinusoidal waveform was applied to it. For comparison, 
the same waveform is applied to the equivalent capacitance in simulation. 
Fig. 3.13 compares the outcomes of the BVI and its equivalent capacitance, subjected to 
a 50Hz triangle waveform. The top left figure shows the reductance 177mH produced by 
the BVI under experiment. The top right figure is the PSpice simulation for the reductance 
177mH, and the bottom figure corresponds to the capacitance 57.3µF. 
As can be seen, the reductive current is smooth and very close to a sinusoidal waveform (its 
fundamental). Meanwhile, the capacitive current is a rectangular waveform (derivative of the 
triangle input voltage). Fig. 3.14 shows the spectral analysis of reductive (experimental) and 
capacitive current (PSpice simulation). 
To clarify this, Table 3.1 summarises the harmonic content of both the reductive and capa- 
citive current. 
The reductive current contains negligible low order harmonics. In contrast, the capacitive low 
order harmonics are quite high. Also, the reductive current contains high order harmonics. 
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Figure 3.11: Experimental results (first column) compared with simulation results (second column), presenting 
inductances for three different gains A=0.286, A=0.5, and A=1.0. 
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Figure 3.12: Experimental results (first column) compared with simulation results (second column), presenting 
reductances for three different gains A=1.15, A=1.5, and A=2.0. 
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Figure 3.13: The reductance 177mH emulated by the BVI (experimental: top left figure, PSpice simulation: 
top right figure) in comparison with its equivalent capacitance 5.73µF (bottom figure). 
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Figure 3.14: The spectral analysis of reductive current (experimental: left hand figure) and its equivalent 
capacitive current (PSpice simulation: right hand figure). 
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Table 3.1: Harmonic content of reductive current compared with capacitive current 
Harmonic No. Reductive 
(% of Fundamental) 
Capacitive 
(% of Fundamental) 
3 5.95 33.64 
5 1.49 20.91 
7 0.38 16.36 
9 0.38 10.00 
11 0.24 9.09 
13 0.17 8.18 
For example, the switching frequency component (1271Hz) is 13.34% of the fundamental. 
These high order components could be filtered easily by a low pass filter. 
3.6 Three-phase BVI 
The BVI discussed above is a single-phase circuit, whereas three-phase operation is the norm 
in power systems. It would be possible to use three separate BVIs. However, here any possible 
advantages of combining them into a single circuit are examined. 
Fig. 3.15 shows the proposed three-phase BVI. Three single-phase circuits share a pair of 
dc capacitors. The three switching amplifiers are totally independent. In other words, three 
separate controllers are used, with no interconnection or switching synchronisation. Thus 
each phase is treated individually, only the dc circuit being shared. The midpoint of the 
two capacitors is connected as a return path to the ac source. This connection in the three- 
phase version gives any unbalanced current a return path to the source. Therefore, the BVI's 
robustness is improved. For example, zero-sequence components at the input flow totally 
from this connection and present no problems. 
3.6.1 Grounding 
Connecting the common-point of a three-phase system to earth should be carefully examined. 
In general, the common-point is grounded through a resistor (R, ), which ranges over (0, oo], 
as shown in Fig. 3.16(a). For Re = 0, the common-point is directly grounded. This is usually 
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Figure 3.15: Power circuit of a three-phase BVI. The step-down transformer has uncommitted primary 
windings and a zigzag-connected secondary. An additional low-power winding supplies the rectifier. Control 
circuits are not shown. 
done in high voltage power systems to lower the insulation stress. The common-point can also 
be grounded through a non-zero Re. The purpose is to develop a voltage across Rei for some 
exceptional faults. This voltage could be detected and the fault properly cleared from the 
power system. For example, a generator is grounded through a big R, The stator winding 
bars are insulated and located in slots. An earth fault occurs if a bar is short circuited to its 
slot. Then, the voltage developed across Re detects this fault. 
For the case that Re = oo, a small current will flow to ground through stray capacitances 
(Fig. 3.16(b)). Thus, for an earth-fault two parameters are changed. First, the voltage of the 
common-point Vo moves from zero (in the symmetrical condition) to a value close to one of 
the phase voltages. This new Vo is in phase with one of the three phase voltages Va, Vb, or V. 
Assume VO is in phase with Va. Second, the three phase voltages move from their nominal 
steady state condition to new values. For the above assumption, please voltages move frohe 
VQ, Vb, VV to 0, Vom, Vca respectively. Therefore, the insulation of phases b and c are subjected 
to higher stress, by a factor of v"3-. This problem is shown Fig. 3.16(c). 
It is paramount to protect the power system from any fault that might occur within the 
BVI. Suppose an earth fault occurs somewhere in the BVI. The voltage at the fault location 
becomes close to zero. If Re = oo, a near-zero fault current would flow. Apparently, this 
might seem an advantage, but actually the reverse is true as explained above. In fact, an 
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Figure 3.16: (a) General schematic of grounding in three-phase systems, where R. E [0, oo], (b) current path 
due to an earth fault where the common-point is not grounded, and (c) vector diagram of the voltages of an 
ungrounded three-phase system. 
asymmetrical voltage condition would persist in the BVI, and this is undesirable for two 
reasons. First, some parts of the circuit would be at a higher potential above ground than 
with symmetrical operation. This would cause a higher electric field in their insulation and 
leakage paths. This increases the probability of insulation breakdown. Second, the blocking 
voltage of some of the switches is increased. In normal condition the blocking voltage for 
every switch is less than 2Vc, where VC is the dc voltage across the capacitors. During an 
earth-fault, the phase voltages move to 0, Vom, V. Now, the blocking voltage moves from 
2Vc to 2v13-VC. This imposes further stress on the switches' insulation. Additionally, if the 
common-point were floating, there would be no easy way to detect the fault and remove the 
BVI from the system. 
On the other hand, suppose the common point is grounded via a current-sensing relay as 
shown in Fig. 3.15. Then any earth fault can be detected, as the circulating fault current 
has to flow through the relay. Therefore, a grounded common point is preferable, because 
the common-point voltage is fixed. Thus, the phase voltages do not change, making no 
overvoltage stress on insulations. Moreover, it is possible to detect any earth fault and 
remove the faulty BVI from the power system before there is a chance of further disruption. 
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3.6.2 Zero sequence component 
A step-down transformer is needed for voltage level adaptation. This also brings the advant- 
age of separating the BVI electrically from the power system. However, the arrangement of 
the three-phase windings should be examined. First the primary winding is considered. This 
is connected to the power system in two distinct ways (series or shunt), depending on the 
application of the BVI. For series line-inductance compensation, the transformer primary is 
connected in series with the line. Thus it must comprise three independent windings. In 
shunt applications, such as VAR compensation, the transformer primary is shunted across 
the power system, similar to a load connection. In this case the primary windings could be 
configured either as aY (wye, or star) or a0 (delta). However, in practice aY would be 
used at higher voltages, since the windings' voltage stress is diminished by a factor of v. 
Now, the secondary winding is examined. Considering the grounding discussion above, the 
BVI circuit needs a common-point. Therefore, it is not possible to use a0 configuration 
unless an artificial neutral point is constructed. This would cause additional problems of cost 
and dissipation. 
It is also undesirable to use a Y-Y configuration. To clarify this, suppose triplen harmonic 
currents were generated by either the BVI or other elements in the power system. (The 
triplen harmonic voltages in three-phase systems are all in phase. ) They would be reflected 
directly to the power system. Thus, either the BVI could be a source of unbalance for power 
systems or the other elements of the power system could reflect unbalance to the BVI. This 
latter case could be managed by the BVI. In fact, the BVI has to be designed so that no 
zero sequence component could affect the power system. Moreover, these triplen harmonics 
would be in phase in all three arms of the Y-Y transformer. This causes in phase fluxes, as 
zero-sequence components. The resulting effect could be excessive transformer iron loss and 
high external fields. 
Alternatively, a tertiary L winding can be added to cancel the effects of the triplen harmonics. 
Thus, a Y-Y-L configuration would be formed. This arrangement would both provide a 
common-point and deal with the triplen-harmonics. However, there are two disadvantages. 
First, the independent tertiary winding takes up winding space that could otherwise be 
occupied by the primary and secondary. This increases the copper losses in normal operation. 
Second, under fault conditions in the power system (e. g. an earth fault) the tertiary 0 
winding is subjected to large zero-sequence currents. 
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A better solution is to use a zigzag secondary winding, as shown in Figs. 3.15 and 3.17. This 
not only provides a common point, but also cancels the effect of the triplen harmonics in each 
arm of the transformer core. The windings are all well utilised, and there are no problems 
with zero-sequence components caused by earth fault conditions in either the power system 
or the BVI. 
Power 
O/C 
System 
Main transformer 
............................. 
Figure 3.17: Protection of the BVI using the earth-fault relay along with three overcurrent relays for phase- 
fault detection. 
3.6.3 Protection 
Two kinds of faults are possible in three-phase systems, earth-faults and phase faults. The 
earth-fault relay located between the common-point and the ground of the zigzag transformer 
protects the BVI against any possible earth-fault. The protection zone of this relay includes 
the zigzag winding, the inductor, the switching amplifier, and the capacitors. This zone makes 
the BVI's protection independent of other protection zones in the power system. Thus, any 
detected earth-fault within the BVI's zone will be cleared by removing the BVI from the 
power system. 
A phase-fault, however, cannot be detected by the earth-fault relay. There are various ways 
to detect a phase-fault, based on conventional power system protection techniques. First, 
three directional overcurrent relays can be engaged, as shown in Fig. 3.17. They react 
instantaneously. This is in coordination with the transmission line and busbar protection, 
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Figure 3.18: One line diagram of earth-fault along with differential phase-fault protection. 
leaving no possibility for power system malfunction. Thus, they can detect phase faults 
within the BVI. 
Second, a differential protection scheme can be established. The advantage of this protec- 
tion is its precise operation within a zone defined by current transformers. The current 
transformers sample the currents at the zone boundaries and compare them. Normally, the 
samples are in balance. However, in a fault condition, the samples' difference is sensed by a 
relay, which operates a circuit breaker, removing the BVI from the power system. Fig. 3.18 
shows the differential protection for phase faults. 
3.7 Applications 
As the BVI emulates variable reactance, here some of its applications to power systems are 
discussed. 
3.7.1 Shunt connected BVI 
The BVI simulated in section 3.4, was subjected to a fixed voltage. This is a shunted BVI, 
which can either absorb or supply reactive power to a bus. There are three main reasons 
for controlling the reactive power flow in an ac power system. First, keeping the bus voltage 
close to its nominal value. Second, flattening the grid-voltage profile to reduce unnecessary 
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reactive power flow and lowering the transmission losses. Third, improving synchronous- 
machine stability. 
Reactive power is usually managed by shunt compensation. Conventional methods include the 
TCR, the TSC and the SVC. A recent development is the SSC. In all cases, the compensator 
draws a reactive (usually capacitive) current from the bus to regulate the bus voltage. To 
act as a shunt compensator, the BVI can be connected across an ac power system bus, 
as in Fig. 3.19(b). Like conventional shunt compensators it draws reactive current. The 
harmonic content is low and can be easily filtered (see Chapter 4). The BVI's inductor 
behaves like a low-pass filter, making the harmonic content lower than that of the SSC, for 
example. Moreover, unlike capacitive compensators, resonance is impossible, so there will be 
no amplification of existing harmonics. 
The shunted BVI could also be applied to correct the load power factor. The loads in a power 
system are usually inductive, with a lagging power factor. Induction machines represent a 
large proportion of the system's load. Their poor power factor means that considerable 
reactive power is drawn from the system. This causes high currents and transmission losses. 
To compensate the power factor, conventionally shunt capacitors are used. As before, it can be 
argued that inductance could be compensated by reductance instead of capacitance. Again, 
reductance is advantageous because it does not accentuate harmonic currents. Moreover, 
in the case of supply disconnection, capacitance could resonate with an inductive load to 
produce large overvoltages. There is no possibility of this occurring with reductance. Fig. 
3.19(c) shows the connection. 
3.7.2 Series connected BVI 
The BVI could be inserted in series with a transmission line for series compensation. In 
principle, the circuit involved is the same as the BVI shunted across a bus. However, there 
are a few differences in the process of providing a reference for the PWM scheme. This is 
due to possible variation in the primary voltage of the BVI's step-down transformer. The 
reference waveform could be managed using a transformer. The primary is connected to 
the BVI's input and the secondary is of the order of one volt. The secondary supplies a 
resistive voltage divider which consists of a fixed and a variable resistor. The midpoint voltage 
provides the reference for the PWM scheme. The capacitor voltages are fixed (e. g. 1.5 times 
the BVI's maximum rated voltage). Thus the modulation index and duty ratio varies with 
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the variation of the BVI's input voltage to keep the gain constant. This is simulated at the 
end of Chapter 5. 
Assuming negligible resistance, the active power transmitted through an ac transmission line 
is given by [61] 
p_Il -------"sin b waLline (3.8) 
where VS and VR are the sending-end and receiving-end voltage phasors respectively, 5 is the 
phase angle between VS and VR (the `power angle'), w, is the synchronous frequency and Lline 
is the line inductance. In practice, I VS 1,1 VR I and w, are fixed by system specifications. 
Lline is a property which depends on the line geometry alone (at least for low frequencies), 
and b is dictated by system configuration and stability requirements. The conventional way 
to increase the active power transmitted through a line is to place a capacitor in series with it. 
This decreases the effective reactance at w,. For more flexibility the effective capacitance is 
varied in steps, using a thyristor switched series compensator (TSSC), or continuously, using 
a thyristor controlled series compensator (TCSC). In any case, the added component injects 
a series voltage proportional to the line current but in quadrature with it (V = I/jw, C). 
However, the capacitance interacts with the system inductances to cause resonance. This 
is potentially a source of system instability. The resonance frequency wo = i/ LC might 
coincide with a natural frequency of a mechanical system. This natural frequency is usually 
around 15-30Hz. Thus the SSR caused by the interaction of multimass turbine-generators 
and series compensated transmission systems could lead to losing synchronism. 
A second method of compensation has been proposed recently, the static synchronous series 
compensator (SSSC) [22]. Here a power converter synthesizes a series voltage. This voltage is 
independent of the line current's magnitude but in quadrature with it (V a jI/ I 11). (Thus 
the effective series reactance introduced by the SSSC is inversely proportional to the line 
current. ) Unlike capacitance, the SSSC might not cause resonance with system inductances. 
Moreover, capacitive compensators can only increase the transmitted active power. The 
SSSC, however, can either increase or decrease it. 
The conventional capacitive compensation changes the line's effective reactance. The SSSC 
suggests a current-dependent voltage source which cancels part of the line voltage. Both 
methods are concerned with a single frequency, w,, whereas the BVI compensates over a 
substantial bandwidth. The fundamental aim of the BVI, as a compensator, is to change the 
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Figure 3.19: One-line power-system diagrams showing power-systems applications of the BVI. (a) Series 
compensation of line; (b) shunt compensation at, bus (voltage regulation); (c) load power-factor correction. 
effective series inductance of the line. Fig. 3.19(a) shows a BVI in series with a transmission 
line. The total reactance is w8(Lline - I'), which is non-zero at all frequencies (assuming 
r; Liine)" Unlike capacitance, the BVI introduces no resonance. Thus it is expected that 
the system stability is improved. Like SSSC, the BVI can either increase or decrease the 
transmitted power, by varying the effective value of Ltine" However, unlike the SSSC, the 
BVI makes no change in the shape of the power curve, illustrated in Chapter 2. 
Additionally, the BVI could also be used as a Fault Current Limiter in series with transmission 
lines. When a fault occurs in a transmission line, the current supplied to the fault location is 
mostly reactive. This is because the line and other power system components are essentially 
inductive. Thus a fault causes a large reactive power flow. If a series-connected BVI is 
arranged to operate as a positive inductance under these conditions, it will limit the fault 
current. However, this could interfere with the distance-protection relays normally employed 
with transmission lines. Distance protection measures the forward or backward impedance, 
which is proportional to the distance to the fault location. If an impedance is added in 
series with the transmission line, the distance relay could be overreached or underreached. 
This causes an error in the relay measuring unit. For an important transmission line, the 
protection system and the BVI could be coordinated via a telecommunications link. 
3.8 Discussion 
Three advantages of the BVI have been discussed in this chapter. First, the level of low 
order harmonics introduced to the power system is very small. This is because the switching 
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amplifier is driven with a high carrier frequency PWM. Thus no filtration or additional 
windings are required to remove low order harmonic content. Second, the inductor itself 
acts like a filter. So, it diminishes high order harmonics imposed by the switching amplifier 
driven by the PWM scheme. These two effects are analytically discussed and illustrated 
in Chapter 4. Third, the BVI makes the system immune to SSR, as unlike capacitance, 
reductance does not resonate with inductance. 
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Chapter 4 
Harmonic analysis of the BVI 
Ideally, the BVI's modulation scheme should be designed to minimise the harmonics intro- 
duced into the power system. In practice, low order harmonics are much more difficult to 
eliminate than high order harmonics. These low order harmonics are odd harmonics starting 
from the third. (Even harmonics are absent due to the half-wave symmetry in the voltage and 
current waveforms. ) In power systems, conventionally, the triplen harmonics are eliminated 
by having an additional delta or zigzag winding on a transformer. Also, the fifth and seventh 
harmonics are removed by having two identical synchronised modules. These are connected 
to the primaries of a three-winding transformer, one to a wye and the other one to a delta 
winding. The secondary is a wye winding. For example, a TCR (using thyristor units) pro- 
duces low order harmonics. Two modules as above are engaged to eliminate these harmonics 
[44]. Although this configuration eliminates the low harmonics (up to the eleventh), it is 
costly because additional high voltage windings are required. 
Alternatively, the low order harmonics could be eliminated by employing appropriate modula- 
tion. Various modulation strategies are possible. This chapter concentrates on the control of 
the BVI's switching amplifier. Initially the sinusoidal PWM scheme is analysed. Then a gen- 
eral switching sequence space is established using a digital bit-string pattern. PWM schemes 
could be considered as a subset of this digital space. Both the PWM and an optimised digital 
sequence are applied to the BVI and their outcomes are compared. 
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4.1 The PWM BVI 
Here naturally-sampled pulse width modulation (PWM) is assumed, which eliminates low 
order harmonics. This PWM scheme uses a triangular (or ramp) carrier waveform at several 
times the synchronous frequency. The higher the carrier frequency, the lower the resulting 
harmonics level. However, the switching frequency must be low enough to avoid large switch- 
ing losses. So, there are two opposite effects of increasing the carrier frequency: one effect 
improves the harmonics, the other decreases the power efficiency. Therefore, a compromise 
must be reached. 
To minimise the harmonics, it is necessary to evaluate the harmonic structure of the PWM 
waveform for a given carrier frequency. Hence, a new analysis method has been developed for 
PWM aimed at the BVI's switching amplifier. However, the proposed method can be applied 
to any PWM modulation scheme that satisfies the assumptions listed in section 4.1.1.1. 
4.1.1 Definitions and assumptions 
The PWM block, whose waveform shown in Fig. 4.1, uses a sinusoidal waveform as its 
reference. The two ideal switches in Fig. 3.4 are driven so that when one of them is closed 
the other is opened. (However, in practice there must be a short gap in every carrier cycle 
when both switches are open to avoid overlap. Anti-parallel diodes would conduct during 
this short gap. ) The PWM provides a bi-level waveform at the output of the amplifier. This 
waveform is denoted as a sequence of pulses at levels of `+ 1' and ` -1' times the capacitor 
voltage level. 
In [49], a switched-mode output stage with pulse-width modulation (PWM) has been pro- 
posed for FACTS applications. The reference is a sinusoidal waveform. Various carriers are 
possible. In this thesis, the shape of the carrier waveform is not restricted, but its intersection 
with the reference is limited to two groups of carriers: 
(I) those that intersect with the reference waveform at exactly one point in each carrier 
period (e. g. a ramp carrier and a sinusoidal reference) 
(II) those that intersect at exactly two points (e. g. a triangle carrier and a sinusoidal 
reference) 
Thus the first group of carriers must be either ascending or descending functions of time. 
The second group, however, have either a maximum or minimum in each carrier period. 
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Figure 4.1: Definition of the PWM through an example: (a) ramp carrier and sinusoidal reference, (b) f (t) 
defined in equation (4.1). In this example tI, t2, t3, """, t,,, _2, tm_1, t. are the intersection points of the ramp 
carrier and sinusoidal reference. 
4.1.1.1 Problem Definition 
The following assumptions are made: 
1. A periodic carrier waveform VC(t) with period TC (this can be chosen) 
2. A periodic reference waveform VR(t) with period TR (this is the power system constraint 
50/60Hz) 
3. TR = NTc, where N is an integer. 
Also the following function is defined according to the comparison performed within the 
PWM block: 
> VC(t) 
f (t) = sgn(VR(t) - Vc(t)) 
1 if VR(t) 
_ (4.1) 
-1 if VR(t) < Vc(t) 
Now the objective is to find a Fourier series for the given function f (t) in the form of 
00 
f ýt) _F einwAt 
-oo 
(4.2) 
where ws = 27r/TR, F, a = (a - jb)/2, and a, b are cosinusoidal and sinusoidal Fourier 
series coefficients of f (t) respectively. 
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4.1.2 Derivation of Formulas 
In this section, a new solution for the PWM is presented. First of all, the intersections of the 
carrier and reference waveform are obtained. These points are assumed to be tl, t2, t3, """, tm, 
""", tN. Fig. 4.1 shows these intersections and the resultant function f (t) defined in equation 
(4.1). By definition, the nth Fourier coefficients are: 
an - Ibn =22l' 
TR 
f ýt)e-ýný, t[It (4.3) 
Now, the first type of carrier is considered: those which intersect with the reference at exactly 
one point during T. The nth Fourier coefficients are: 
an ibn TR 
Jm-1)Tc 
e1", dt -f 
mTc 
e-jm, tdtl (4.4) 
, n-1 
I 
Evaluating the above integrals and simplifying the results (details in Appendix A) gives: 
1N 
an - jbn = e-j""t'" - e-jnm, 
(m-1)TC (4.5) 
-j n7r m=1 
The dc component of f (t) is: 
ao = 
2(ti+t2+t3+"""+tN)-N2Tc (4.6) 
TR 
For the second case, those carriers which intersect with the reference in exactly two points 
during Tc, the nth Fourier coefficients are: 
NtT 2' 2m R 
e-1 nl, tdt) (4.7) a bn - 
Lm_2 tsý-e_2tdt 
-f eindt +f -ý -1 
m_1 
t2, n_1 
ts. n 
Again, calculating the integrals and simplifying the results (details in Appendix A) gives: 
2N 
an - jbn =E e-jnWJtsm'i - e-j"""t''" (4.8) 
-jnr m=1 
The dc component of f (t) is: 
ao = 
2(t1 - t2 + t3 - t4 + .... +. t2N-1 - t2N) + TR (4.9) 
TR 
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Equations (4.5) and (4.8) are the main results of this section. They have been evaluated with 
a program and are assessed in the next section. 
4.1.3 Lower bound on N 
The cases defined in 4.1.1 have no restriction on the carriers' shape but only on the number 
of intersections in each carrier period. The developed formulas are also general. However, 
now a conservative lower bound on N is sought for ramp and triangle carriers, conventional 
carriers for power system applications. This lower bound gives the lowest possible carrier 
frequency which allows the constraints to be met. It will be shown that, to ensure only one 
(case I) or two (case II) intersections within each Tc, in the worst case the carrier frequency 
must be at least four times the reference frequency. 
Case (I): Let the carrier Vc(t) be a rising ramp between [to, to +Tc] increasing from -1 to 1. 
Thus: 
Vc(t)=TC(t-to)-1 (4.10) 
Let the reference be VR(t) = ksinw, t , where kE 
[0,1] is the modulation index. As we are 
interested in intersections of the carrier and reference, by defining VRc(t) = VR(t) - Ve(t), 
VRC(t) =k sin w, t - 
TC (t - to) +1 (4.11) 
the intersections can be found from VRc(t). There exists at least one solution. Because 
VRC(t) is a continuous function which takes positive and negative values, for example at 
t=to andt=to+Tc: 
VRC(to) =1+k sinwdto >0 (4.12) 
VRC(to +Tc) = -1 +ksinw, (to +Tc) <0 
Hence if VRC(t) has no maximum or minimum within the interval, then there can only exist 
one intersection. At the same time, if the number of maxima and minima are equal and they 
all have the same sign, there is still only one intersection. However, here the discussion is 
restricted to either an ascending or a descending VRC(t), which causes a higher bound on N. 
By equating the derivative of VRC(t) to zero, we have 
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cos w, t = krTc <1 
(4.13) 
- 
This results in N=T< kir, if there is to be the possibility of more than one intersection. 
To avoid more than one intersection, therefore, N> k7r. As k is less than 1 (full modulation: 
k= 1), if N is an integer, then in the worst case: 
N=4,5,6, """ (4.14) 
This conservative lower bound is easily met in practice, since the carrier frequency for power 
systems can be greater than 240Hz for a 60Hz system, for example. 
Case (II): A triangular carrier waveform can be constructed from a rising ramp of duration 
nTc and a falling ramp of duration (1- n)TT, where n<1. (E. g. n= 1/2 for a symmetrical 
triangle wave. ) If each ramp intersects with VR(t) at exactly one point, the above analysis 
remains valid, provided Tc is replaced by nTc for the rising ramp and (1 - n)Tc for the 
falling ramp. For the rising ramp it can be found that N= jA < kni ir, if multiple 
intersections are to occur. So choosing N based on (4.14) will avoid them. For the falling 
ramp, N=T< k(1 - n)zr < ir, and (4.14) must be obeyed again. Meanwhile, if k and n 
are known, the bound can be improved. For example, if k=1, and n= 1/2, then N>2 is 
the bound. However, the conservative bound given by (4.14) is valid for both cases. 
4.1.4 Assessment of results 
As discussed in Chapter 3, the BVI's inductance/reductance can be varied by changing the 
amplifier gain A. This is made possible by varying the amplitude of the PWM reference. 
Based on (4.5) and (4.8), the spectral analysis of f (t) has been programmed with MATLAB. 
To validate the analysis, the results have been compared with those from MATLAB's FFT 
function (which is slower and less accurate). The number of FFT's samples was set to 256. 
Figs. 4.2(a)-(e) show the harmonic analysis (normalised by the input voltage) of a PWM- 
controlled amplifier for A=0.0,0.5,1.0,1.4,2.0. Each figure contains three pictures. The 
upper one is the amplifier's output voltage. The middle picture is the spectral analysis 
performed with the software developed. The bottom one is the spectral analysis made by 
FFT. The carrier is a 2kHz ramp and the reference is a 50Hz sinewave. As can be seen, the 
results are in good agreement, confirming the validity of the proposed method. The small 
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Figure 4.2: (a)-(e): Results from the proposed PWM analysis method and the FFT. The upper waveform is 
the amplifier output in per unit, the middle and lower waveform are spectra taken from FFT and the proposed 
method respectively, (f) the distorted output of overmodulated index k=1.25. 
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Figure 4.3: (a) The total harmonic percentage of the amplifier output (normalised by the BVI's input voltage) 
versus its gain and comparison between the two methods; (b) calculated harmonics (normalised by the BVI's 
input voltage) against the amplifier gain: 50Hz fundamental, 2kHz switching frequency, 4kHz and 6kHz 
switching-frequency harmonics. 
amount of spectral leakage in the FFT results is due to either windowing or the number of 
FFT's samples. As the window time or the number of samples increases, the noise should 
reduce. (The FFT implements a Fourier transform whereas the proposed analysis uses a 
Fourier series. ) 
Fig. 4.2(f) shows the overmodulated index k=1.25 (or A=2.50). Low order harmonics are 
stronger than that of Figs. 4.2(a)-(e). Additionally, the fundamental is a linear function of 
the amplifier gain for k<1.0 (or A=2.0). However, this is nonlinear for k>1.0 (e. g. the 
fundamental is smaller than 2.50 for k=1.25). 
Fig. 4.3(a) shows the variation of total harmonic percentage (normalised by the BVI's input 
voltage) versus the amplifier gain. The two curves correspond to the FFT and the proposed 
analysis. The total harmonics of the amplifier output are greater than 85% according to the 
developed software. Fig. 4.3(b) shows the variation of fundamental and three multiples of the 
switching frequency harmonic (normalised by the input voltage) versus the amplifier gain A. 
These normalised harmonics are considerable, especially for the carrier frequency (2kHz). For 
example, the 2kHz harmonic for A=0.0 is more than 2.5 times the input voltage magnitude. 
This affects the input current of the BVI, although the BVI's physical inductance diminishes 
the high frequency harmonics. 
The results show that PWM schemes, with a sinusoidal reference and a ramp (or triangle) 
carrier, generate an output which contains almost no low-order harmonics. The high order 
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harmonics can be filtered more easily than the lower harmonics. To achieve lower total 
harmonic distortion (THD), lower ripple, and more accurate fundamental magnitude, the 
carrier frequency should be as high as possible. 
Whatever the carrier frequency, the harmonic at that frequency is strong. However, the 
lower the modulation index, the stronger the carrier frequency harmonic. Moreover, at every 
given modulation index, there is a critical carrier frequency above which the magnitude of the 
carrier frequency harmonic stays constant. To show this, a MATLAB program was written to 
simulate the amplifier output voltage and the inductor current for different carrier frequencies. 
Fig. 4.4 shows the magnitude of the carrier frequency harmonic versus the carrier frequency 
for different gains. For the gain A=2.0, the carrier frequency harmonic varies from 0.35p. u. 
(100Hz carrier) to 0.42p. u. (350Hz carrier). Although the carrier frequency harmonic remains 
constant above 350 Hz, it is still desirable to use a higher frequency in order to eliminate the 
low order harmonics. 
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Figure 4.4: Magnitude of the carrier frequency harmonic versus the carrier frequency. The parameter is the 
gain; the top curve corresponds to a gain of 0.1 and the lowest to a gain of 2. 
Fig. 4.5 shows the simulated fundamental current of the inductor versus the carrier frequency 
for the gain A=1.6 (modulation index k=0.8). The current coincides with its expected 
theoretical value (0.16p. u. ), only for carrier frequencies above 350 Hz. In other words, there 
is a critical frequency above which the BVI's current conforms to its expected analysed value. 
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Figure 4.5: The fundamental current versus the carrier frequency for a fixed gain of 1.6. 
4.1.5 Experimental results 
The 15V BVI, introduced in Chapter 3, was employed to examine the spectral analysis. There 
is a difference between the presented theoretical analysis and the performed experiments. The 
PWM carrier frequency for the experimental work was 1271Hz, which is not an integer mul- 
tiple of 50Hz. For the theoretical analysis, this is a necessary condition. However, the overall 
experimental outcomes are nevertheless quite consistent with the theoretical work. Several 
experiments were performed, using the same parameters as for Figs. 3.11 and 3.12. The aim 
was to obtain the harmonic content of the amplifier output and the inductor current. Ex- 
periments have been done using a spectral analyser for different gains. Initially, an inductive 
case (corresponding to Fig. 3.11) was considered. The gain was set to A=0.286, and the 
input voltage to 15V peak to peak. Figs. 4.6(a) - (b) show the experimental outcomes. 
Table 4.1 provides the harmonic content of the amplifier voltage and the inductor current. 
Also, the harmonic standard IEEE-519 recommends a harmonic control scheme for electric 
power systems. For every harmonic, it has been normalised by the rated current at the point 
of coupling with power systems. These values (maximum allowed) are inserted in Table 4.1 
for comparison and assessment. The BVI's rated voltage and current are 7.5V and 0.1349A 
for the experimental work. The voltage is normalised by the BVI's input peak (7.5V) and 
the inductor current by I V/jw, L 1= 0.1349A. This latter is the resulting current through the 
physical inductor (177mH), if V=7.5V is applied to it. 
Table 4.1 provides the harmonic voltages bigger than 1%. This is because the harmonic 
currents are further decreased as they pass through the physical inductor. Therefore, the 
67 
Chapter 4. Harmonic analysis of the BVI 
Figure 4.6: Experimental spectrum of the (a) amplifier's output voltage (k = 0.286), and (b) current through 
the inductor (k = 0.286). 
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Table 4.1: Harmonic content of the amplifier voltage and the inductor current 
Harmonic frequency 
(Hz) 
Amplifier voltage 
(% of rated voltage) 
Inductor current 
(% of rated current) 
Standard IEEE-519 
(% of rated current) 
50 53.1 55.6 
100 4.0 3.7 4.0 
150 2.8 2.9 4.0 
200 1.4 1.1 4.0 
350 1.7 0.5 4.0 
450 1.1 0.2 4.0 
800 1.1 0.1 2.0 
1171 3.8 0.3 1.5 
1221 7.9 0.6 1.5 
1271 251.2 17.0 0.6 
1321 9.4 0.7 0.6 
1371 9.4 0.7 0.6 
1471 4.7 0.3 0.6 
1571 1.9 0.1 0.6 
Figure 4.7: Experimental spectrum of the voltage applied to the 13VI, Gor the experiment of Fig. 1.1;. 
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higher the frequency, the lower the harmonic current. This can be seen from Table 4.1 
where the harmonic currents are much smaller than the voltages (for example, the 1271Hz 
harmonic voltage is equal to 251.2% whereas the harmonic current is 17.6%). However, there 
are harmonic currents which violate the standard limit. These are the carrier frequency 
(1271Hz) and a sideband. These high order harmonics could easily be filtered out of power 
systems. 
The BVI will not generate even harmonics, if a pure sinusoidal waveform is applied to it. 
From Table 4.1, low order harmonics are available on the BVI's current. Although these 
are smaller than the standard limit, they are not expected to be produced by the BVI. For 
example, the second harmonic current is 3.7% which should theoretically be zero. To explain 
this problem, the harmonic content of the input voltage is shown in Fig. 4.7. 
Considering Fig. 4.7, the source contains 5.3% second harmonic, 3.0% third harmonic, and 
1.7% fourth harmonic. (This source was applied to the BVI, which was produced by a signal 
generator and an amplifier. ) These harmonics appear as ripples on the capacitor dc voltages, 
and hence on the amplifier output voltage (even a pure source produces harmonics at the 
amplifier's output). The harmonics at the amplifier's output are not necessarily in phase 
with the source harmonics. The voltage difference between the inductor ends determines the 
resulting harmonic current. Therefore, some harmonics could be accentuated. 
Next, a reductive case (corresponding to Fig. 3.12(e)) is considered. The gain was set to 
A=1.60, and the input voltage to 15V peak to peak. Figs. 4.8(a) - (b) show the experimental 
outcomes. The harmonic content of Figs. 4.8(a) and (b) are detailed in Table 4.2. The third 
column in Table 4.2 introduces the harmonic standard IEEE-519 scheme. The normalisation 
procedure is the same as Table 4.1 (base voltage and current are 7.5V and 0.1349A). 
Again, from Table 4.2, the harmonic currents are much smaller than the voltages. For 
example, the 1271Hz component voltage is 79.4% whereas the current 6.6%. However, there 
are five component currents which violate the standard limit. These are the carrier frequency 
(1271Hz) and two couples of sidebands. These high order harmonics could be filtered out of 
power systems. The low order harmonics are imposed by the BVI's input voltage as described 
for the inductive case (nevertheless, they are still within the allowable range). 
Harmonic currents are very low for both the inductive and reductive cases. However, inductive 
cases have higher THD than the reductive cases. Table 4.3 shows the THD of the amplifier 
voltage and the inductor current for the above experiments (k = 0.286 and k=0.8). 
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Figure 4.8: Experimental spectrum of the (a) amplifier's output voltage (A = 1.6), and (b) the inductor's 
current (A = 1.6). 
71 
Chapter 4. Harmonic analysis of the BVI 
Table 4.2: Harmonic content of the amplifier voltage and the inductor current 
Harmonic frequency 
(Hz) 
Amplifier voltage 
(% of rated voltage) 
Inductor current 
(% of rated current) 
Standard IEEE-519 
(% of rated current) 
50 133.3 78.5 
100 7.9 3.1 4.0 
150 5.3 2.7 4.0 
200 3.4 1.0 4.0 
250 2.2 0.9 4.0 
300 2.1 0.6 4.0 
350 2.2 0.6 4.0 
400 1.5 0.3 4.0 
921 2.4 0.1 1.5 
1071 2.8 0.3 1.5 
1121 2.8 0.2 1.5 
1171 29.8 2.3 0.6 
1221 17.2 1.3 0.6 
1271 79.4 6.6 0.6 
1321 10.4 0.8 0.6 
1371 29.8 2.3 0.6 
1421 3.6 0.3 0.6 
1471 4.2 0.3 0.6 
1521 2.5 0.2 0.6 
Table 4.3: THD of the amplifier voltage and the inductor current for the inductive and reductive experiments 
(*: the high order components in Tables 4.1 and 4.2 (921Hz-1521Hz)are filtered out). 
Experiment Voltage distortion 
THD (%) 
Current distortion 
THD (%) 
Standard IEEE-519 
THD (%) 
A=0.572* 5.56 4.90 5 
A=1.60* 10.91 4.44 5 
A=0.572 251.77 18.30 5 
A=1.6 93.07 8.77 5 
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Moreover, the harmonic distortion will become much smaller than the IEEE standard, provided 
the input voltage of the BVI is a pure sinewave. 
4.2 Discrete switching pattern 
It is also possible to find a switching sequence in a digital environment which satisfies our 
objectives. For example, the synchronous period of a power system, say 20ms, can be divided 
into N intervals each of duration 20/N ms. Each interval is associated with a digit. This 
sequence of digits forms a string which controls the switches of an inverter. If N is big, then 
both the matter of fixed and variable interval will be covered. 
For simple inverters, the string can be either a bi-level sequence or a tri-level sequence. For 
the bi-level case, the digits are `bits' taking values of `+1' or `-1'. For a tri-level sequence the 
value of a digit is `+1', `0' or `-1'. Bi-level and tri-level sequences can both be produced by 
full-bridge inverter circuits. Now, the quantity and positions of `+1's, `0's and `-1's can be 
selected so that an objective function is minimised, without the restriction of a fixed carrier 
frequency as in PWM. 
A general optimisation problem consists of an objective function (alternative names are cost 
function or loss function, expressing our goals) which should be minimised subject to a set 
of constraints. Considering the space of N-bit strings, there are 2N possible sequences; for 
tri-level sequences, 3N. We are seeking a sequence which introduces the lowest possible level 
of both THD and switching losses. The real problem is that the solution space expands 
exponentially with N: e. g. for N= 256,2N = 1.16 x 1077 and 3N = 1.39 x 10122. On the 
one hand, finding a global minimum of the objective function, needs an exhaustive search 
of such a large solution space. This is impractical. On the other hand, methods based on 
local minimisation run the risk of missing the global minimum. Therefore a reliable and 
fast technique is desirable which approaches the global minimum with a bounded number of 
objective function evaluations. 
Several random-based techniques have been developed to search large spaces, including ge- 
netic algorithms and simulated annealing. Here we will concentrate on simulated annealing 
as it converges to the global minimum. These methods are applied to the BVI's amplifier, 
which is driven by a bi-level sequence. 
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4.2.1 Establishment of an optimisation problem 
Now, the BVI's objective function and constraints are established. The objective function 
here consists of two components. The first term is the THD of the amplifier's output CD. 
This is a weighted function as follows: 
CD G. 
n 
2IFnI2IWnI2 
F1I 
(4.15) 
where F, ti is the discrete-time Fourier series component of the amplifier's output, Wn is a 
selectable harmonic weighting function, and M is the number of harmonics taken into account. 
By choosing an appropriate W, the nth harmonic could be suitably controlled. 
The second component of the objective function is the number of switching transitions. This 
affects directly the BVI's efficiency. The more switching transitions, the higher the switching 
losses, hence the lower the efficiency. This component is defined as 
CT 
WTOT if AT >0 
= (4.16) 
10 if AT<0 
where AT is the difference between the number of switching transitions in the switching 
function f (t) and a defined target for these transitions. If the number of transitions exceeds 
the target, then AT is linearly penalised by WT. Otherwise CT is set to zero. The objective 
function Co is the sum of the two components, giving a trade-off between the THD and the 
number of transitions: 
CO=CiD+CiT (4.17) 
The constraints are mainly related to the fundamental Fourier component of f (t), F1 (I Fi I 
and LF1). The other harmonics can be affected by assigning suitable weighting factors in 
(4.15), the THD function CT. 
4.2.1.1 Fourier series of a digital sequence 
The objective function must be evaluated and assessed as many times as needed until a 
sufficiently small value is reached. To evaluate CD, the Fourier series of a digital sequence is 
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required. Here a discrete sequence is considered, based on Fig. 4.9, for evaluating its Fourier 
series. Tc is the duration of a digit and d, n is the value of the mth digit in the sequence 
(61', `-l' or `0'). N is the total number of intervals in each reference period so that TR = NTc. 
f(t) 
Figure 4.9: The discrete presentation of an arbitrary sequence. 
`NTc 
The objective is to find the Fourier series of f (t) (Fig. 4.9) in the form of (4.2). Considering 
(4.3), the nth complex Fourier coefficient is: 
N Tc 
Fn (7w) =2m, dme-jn"'tdt TR 
m_1 
fr(m-1)TC 
By simplifying (4.18) (detailed in Appendix A), 
N 
Fn(jw) => dm(e-Inw, 
(m-1)Tc 
-e-Inw, mTT)dt jn 
m=1 
The RHS of (4.19) has N terms. These can be arranged in matrix form as 
d1 
/r FnUW) =I ß''n1 (w) Fn2(W) ... FnN(w) 
d2 llxN 
dN 
Nxl 
(4.18) 
(4.19) 
(4.20) 
where the matrices' subscripts indicate row and column numbers, and F, am = (e-jnw. 
(m- 1)Tc - 
e-1n'O-"'Tc)/jnr which has a fixed value for a given in. Now, all the required Fourier coeffi- 
cients can be arranged in matrix form as 
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Fi(jw) Fi1(w) F12(w) ... FIN(w) dl 
F2(jw) 
_ 
F21(w) F22(w) ... F2N(w) d2 (4.21) 
F3(jw) 
Mxl 
FM1(w) FM2(w) ... FMN(W) MxN 
dN 
Nxl 
where M is the required number of complex Fourier coefficients. All elements in the mat- 
rix [Fn,,, ]MxN are fixed. They can be calculated once and stored forever. So, for every 
sequence [dm]Nxl, the Fourier coefficients are worked out by a simple matrix multiplication 
[1'nm]MxN[dm]Nxl" 
4.2.2 Optimisation with simulated annealing 
Annealing is the physical process of heating a solid until it melts, followed by cooling it 
slowly until it crystallises into a state with a perfect lattice [1], [10]. During the process of 
annealing the free energy of the solid decreases, and may be minimised, depending on the 
cooling process. In a combinatorial optimisation, a similar process can be established. In 
this analogy, the objective function corresponds to the free energy and the feasible solutions 
to the physical state. The resulting method is called simulated annealing (SA). 
The SA algorithm uses the Metropolis acceptance procedure [1], as follows. Let 0 be the 
thermal equilibrium (temperature) and s; be the configuration (state) vector of the system. 
The probability Po(s; ) that s; is the equilibrium point depends on the system energy E(s; ) 
for this vector. This probability function follows the Boltzmann distribution: 
e Pe(st) _ E( ) Ee x 
n 
(4.22) 
where K is Boltzmann's constant. Now let a new configuration vector sj be randomly found. 
If the configuration vector moves from s; (current vector) to sj, the probability ratio for the 
two configuration vectors is: 
PB(g ") 
__ 
E(A')-E(si) 
Qo(sj) = pe(si) -e' 
(4.23) 
The Metropolis acceptance procedure states that if DE = E(s1) - E(s; ) < 0, then the new 
configuration vector sj is automatically accepted; if not, it is accepted with a probability of 
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QB(sj). In practice, for DE > 0, sj is accepted if e 
4CAVE is bigger than a random number over 
[0,11. It has been proved in [11 that the Metropolis acceptance procedure, combined with 
the Boltzmann distribution, will converge asymptotically to the global optimum solution 
provided that the cooling is sufficiently slow. The Metropolis acceptance procedure is shown 
in Fig. 4.10. 
-AE QdCSJ) =e Kd3 
25 
2 
15 
1 
05 
AE < 0: Automatically accepted 
AE Z0: accepted with the probability 
of Q9(s, ) j 
AE 
Figure 4.10: The Metropolis acceptance procedure based on the Boltzmann distribution. 
The SA algorithm consists of two parts. First, for a given temperature 8, a sufficient number 
of new solutions are randomly generated. For every new solution, the objective function is 
evaluated and assessed by the Metropolis acceptance procedure. Once an acceptable solution 
is found, future random searches take place around it until a better solution is found. This 
is like a local search except that the acceptance procedure can jump out of a local minimum. 
The second part of the SA algorithm is a repetitive heating and cooling procedure, which 
manages the first part, changing its temperature 9. 
In [1], some suggestions are made for initialising 0 and also for choosing the cooling step size, 
O. However, it is not obvious how to select the best initial values for every cooling schedule. 
The SA program could use either a single schedule or several schedules. The more schedules, 
the more searches take place for a given temperature 0. 
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4.2.2.1 SA applied to the BVI 
Shaw et al. [59] studied an inverter and presented a MATLAB program which searches for 
an optimal 1024-digit tri-level switching sequence that approximates a sinewave with unity 
amplitude. In their program the number of `+1's is kept constant throughout, based on the 
average of a tri-level sequence in a half-cycle of sinewave. In the present work, a program has 
been extended for a bi-level sequence, while the number of 1+1's can be varied freely. 
In general, we use SA to minimise the harmonic content and the number of switching trans- 
itions for the BVI's inverter output (a bi-level switching sequence). At the same time, this 
sequence has to be in phase with the BVI's applied voltage. Otherwise, the fundamental Four- 
ier component of the inverter output will be penalised. (This includes both the magnitude 
and phase angle of the sequence's fundamental. ) 
The following goals have been formulated as an objective function. A half wave symmetryis 
applied to the sequence to eliminate even harmonics. The number of 'low order' harmonics 
is set to 40. A further penalty term is added for large amplitudes of the first 40 harmonics. 
The number of switching transitions is empirically set to 110. This value is slightly bigger 
than the corresponding PWM scheme, which has 99 switching transitions. 
The optimisation problem also is subject to some constraints. For example, the fundamental 
magnitude is to be 0.3 p. u. (This value was chosen because it leads to potentially large high 
order harmonics. ) Each time a candidate vector sj is randomly generated, the corresponding 
fundamental magnitude is calculated. If it differs greatly from 0.3 p. u., a heavy penalty is 
added to the objective function. Similarly, deviations of the fundamental phase angle from 
its intended value of -ir/2 are also penalised. 
The starting point so was derived from an analogue PWM waveform. Empirically, 11 tem- 
perature schemes are scheduled to ensure ample searches around a given temperature 0. For 
every cooling scheme, 200 temperature decrements (AO) are done. At every temperature, 
256 random vectors are established. Thus, the maximum number of objective function eval- 
uations is 563,200. However, if no acceptance is achieved at a temperature 0, the related 
scheme could be bypassed. Therefore, the actual number could be less. 
Fig. 4.11 shows the result of the SA algorithm. The top waveform is the optimised bi-level 
switching sequence which contains 110 switching transitions and 155 1+1's in a half-cycle 
(10ms). The middle graph is its spectrum based on the analytical method proposed in 
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Final Switching sequence 
0.5 . 
0 - 
-0.5 
0 50 100 150 200 250 300 350 400 450 500 
Bit Number 100 
Final Harmonic Magnitude 
so 
0 
0 10 20 30 40 50 60 70 80 90 100 
Harmonic Number 
100 
Final Harmonic Magnitude 
50 
O 
0 10 20 30 40 50 60 70 80 90 100 
(a) Harmonic Number 
Figure 4.11: The switching sequence optimised with SA. 
section 4.1. The fundamental magnitude is 0.3024p. u. (1.008 x 0.3) and the phase angle is 
-1.5706rad (0.9999 x2). Both are very close to the pre-defined values. The bottom waveform 
is the spectrum using MATLAB's internal FFT function, for comparison. 
4.2.3 Optimisation with random search 
Here an alternative algorithm is introduced, simplified simulated annealing (SSA) [69]. SSA 
is basically similar to SA, but it is simpler to implement and understand. Instead of the 
Metropolis procedure, SSA only accepts improved solutions (DE < 0). It also uses a different 
random process from SA. Unlike SA, a local minimisation procedure accepts only improved 
solutions. However, the SSA acceptance procedure is not completely local. The improved 
solutions are stored in a temporary variable and search continues around the original point. 
This retains the possibility of finding a better non-local minimum. 
Moreover, the SSA is faster than the SA. Let the example optimised by both the SA and the 
SSA be considered. The average time taken for optimisation by the SA is 10 minutes whereas 
for the SSA is 4 minutes. 
The algorithm starts from a randomly chosen initial vector so. Then, it searches for better 
solutions by randomly changing arbitrary digits of so. The initial number of digits to change 
is chosen at random. Also, the number of searches around every original vector is assigned in 
the program. The best of the accepted solutions is chosen to become the new initial vector, 
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sl. The same digit-changing procedure is repeated for sl but with a narrower range: fewer 
bits are changed. The process terminates when the range of vector variation is very small. 
Therefore, only two parameters have to be set up for the SSA. First, the number of searches 
to be done around each initial vector (for example 100). Second, the maximum value of the 
initial vector variation (for example 127 bits). 
4.2.3.1 SSA applied to the BVI 
The SSA algorithm was also applied to the optimisation problem and its result can be found 
in Fig. 4.12. Like the SA, a half cycle of synchronous frequency is assigned to 256 bits. Unlike 
the SA algorithm, the starting point was a random vector. The number of bits changed in each 
iteration started at 148 bits and finished at 1 bit (out of 256). At each of these 148 stages, 500 
function evaluations were performed. This gives a fixed total of 74,000 iterations. (Unlike SA, 
this number is predetermined. ) The fundamental magnitude is 0.3070p. u. (1.0233 x 0.3) and 
the phase angle is -1.5903rad (1.0124 x2). The top waveform is the switching sequence and 
the middle graph is the spectrum. The bottom graph is the spectrum of the inductor current. 
This shows the BVI's input current contains no significant low or high order harmonics. 
Final Switching sequence 
0.5 
O 
a 
-0.5 
so I GO 150 200 250 300 350 400 450 500 
Bit Number 
Final Harmonic Magnitude of Voltage (%) 
O 10 20 30 40 so 60 70 60 90 1( 
Harmonic Numbe 
Final Harmonic Magnitude of Current (% ) 
05 10 15 20 25 30 35 40 45 50 
(b) Harmonic Number 
Figure 4.12: The switching sequence optimised with SSA. 
n 
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4.3 Comparison of the discrete sequence and the PWM 
In summary, the SA and SSA algorithms were applied to the BVI's switching function. As 
the BVI is connected to a power system, the desired coupling frequency is 50Hz. (The BVI 
deals with various frequencies, but at the coupling-point works at synchronous frequency. ) 
A 256-digit string was defined over [0,0.01] seconds, considering a half-wave symmetry. The 
aim is to find a bit-string which satisfies these requirements: 
"A small number of switching transitions (for low switching loss) 
" Insignificant levels of low order harmonics 
9 No dominant high order harmonics 
The last of these is achieved by forcing the high order harmonics to have approximately equal 
magnitudes. This prevents a single frequency from dominating. 
Both SA and SSA achieve a good performance in the frequency domain. Considering the 
objectives, the harmonics smaller than the 40th (n < 40) are very low level. Also, the 
harmonics bigger than the 40th (n > 40) are fairly uniformly spread, with no dominant 
spectral line. The number of switching transitions exactly meets the predetermined target. 
Regarding the constraints, the fundamental magnitude and phase are very close to their 
desired values. 
In comparison, the PWM waveform shown in Fig. 4.13, presents very small low order har- 
monics. However, there exists a large component at the carrier frequency (50th harmonic for 
this example). In fact, the 50th harmonic is nearly four times as large as the fundamental, 
producing considerable high order harmonic currents. However, the number of switching 
transitions is smaller than those of the SA and SSA. This is an advantage for efficiency. 
Table 4.4 compares the switching sequences optimised by SA and SSA (discrete patterns), 
and also the sinusoidal PWM scheme (analogue pattern -a 2500Hz triangular carrier as 
in Fig. 4.13). The SA and SSA approach an acceptable solution. However, the level of 
maximum harmonic magnitude is lower in SSA whereas the total harmonic percentage is 
lower in SA. In other words, the spectrum of the SSA-optimised sequence is more uniform 
with a lower level than with the SA. 
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(c) Harmonic Number 
Figure 4.13: The switching sequence produced by a sinusoidal PWM (2500Hz carrier). 
Table 4.4: Comparison of SA, SAA, and PWM 
Fundamental Total Harmonic Number of Switching Maximum Harmonic 
Algorithm 
Magnitude Phase Angle Percentage `+1's Transitions Number Value 
SA 0.3024 -1.5706 121.0 155 110 47 0.506 
SSA 0.3028 -1.5903 123.5 155 109 49 0.425 
PWM 0.3000 -1.5708 132.7 153 99 50 1.139 
The SA optimisation started from a good initial point (the PWM waveform) and needed up 
to 563,200 evaluations. (The SA algorithm strongly depends on the initial point and the 
cooling process. ) The SSA optimisation started from a random initial point and needed only 
74,000 evaluations. The number of evaluations over the total solution space is 1.56X1072 
for 
for the SA. In this particular problem, the SSA performs better than the SSA, and 2 051071 
the SA. The main advantage of the SSA and SA is that their solutions have no dominant 
high order harmonic. 
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Chapter 5 
Modelling of the BVI 
Analysis of a power electronics system is complex due to its switching behaviour. We seek 
a simplified model, which is fast for simulation, easy to understand, and simple to analyse. 
One approach to the modelling of FACTS controllers is the averaging method. This method 
approximates the operation of power electronics systems by averaging techniques. The ob- 
jective is to obtain an approximation which retains the essential properties of the original 
system. There are three reasons for modelling FACTS controllers such as the BVI. Firstly, 
the approximate model simplifies the power electronics systems, which include switches, for 
analysis. Secondly, it speeds up the simulation in comparison with the original switched 
simulations. For example, the approximate model of the BVI is almost five times faster than 
the original BVI system in simulation. Finally, the approximate model make it easier to 
understand the system's behaviours such as steady state and transient conditions. 
The approximate results are not exactly the same as the true system outputs. To check the 
errors and validate the model, the mathematical average model is simulated with MATLAB, 
and its equivalent electrical circuit model with PSpice. Further, the results of the two average 
models are compared with simulation of the exact system. 
This chapter starts with a discussion of the averaging method. The technique is then applied 
to the state space equations of the BVI. The averaging method approximates the real system 
behaviour with a simple time-variant system. An electrical circuit model is presented, which 
corresponds to this new approximate model. Additionally, a switching-ripple model improves 
the approximation. 
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5.1 Averaging overview and definitions 
State space averaging is commonly used in the analysis of PWM power electronics systems. 
It was first established in [42]. It has been subsequently used for modelling power electronics 
converters. The concept has been mostly applied to dc-dc converters. However, here it is 
adapted to a periodic system, the BVI. The power system imposes this periodicity. State 
space averaging assumes that the averaged state equations produce results very close to the 
averaged results of the exact system. This is correct for perturbation frequencies much smaller 
than the switching frequency. 
5.1.1 Theoretical discussion 
To apply averaging theory, two approaches could be taken in modelling switching effects. 
First, the switching effects are presented by discontinuities at the switching times (neglecting 
the switching transient). The outcome is a time-discontinuous system. Second, the switching 
is approximated by continuous commutation function. The result is a time-continuous system. 
The first approach is taken in this chapter as the duration of the switching transient is 
negligible compared to the switching period. 
In [33], an open loop dc-dc converter with a fixed duty ratio was approximated as a time- 
discontinuous system. Later, a switching frequency dependent averaged model for dc-dc 
converters was proposed in [37]. Furthermore, a general closed loop PWM dc-dc converter 
was approximated in [36]. The averaging theory discussed in [36] covers state-discontinuous 
differential equations with respect to the state vector. This is an extension to the time- 
discontinuous systems discussed in [33]. 
Additionally, a theorem was proved in [36] concerned with the closeness of the average model 
and the original system. Assuming the initial vectors of the original system and its averaged 
model are the same, two points were concluded. First, for an arbitrarily large but bounded 
time interval and a sufficiently small switching period, the original system and its approximate 
model can remain arbitrarily close to each other. Second, if the averaging can be proven 
accurate for a finite time interval, and if the average model tends to an asymptotically stable 
equilibrium point, then the model can be extended to an infinite time interval [38]. 
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5.1.2 Assumptions and definitions 
There are two main frequencies involved in the BVI. The first is the synchronous frequency or 
reference frequency (wR = 21r/TR). The second is the PWM carrier frequency (wc = 2ir/Tc). 
The carrier frequency is assumed to be much bigger than the reference frequency. It is further 
assumed that TR is an integer multiple of Tc, TR = NTc. The PWM-controlled BVI has a 
time-variant duty ratio. This is a periodic function of period TR. 
Here the BVI's switching action is considered to be time-discontinuous. The BVI is approx- 
imated by averaging the standard state space equations: 
pc(t) = f(x(t), s(t), u(t)) (5.1) 
where f presents a time varying forced system, x(t) is the state-vector, x(t) is its derivative, 
u(t) is the input vector, and s(t) is the PWM switching function which consists of a sequence 
of N pulses. Further, s(t) is defined as follows: 
and 
N 
s(t) _> Sn(t) (5.2) 
n=1 
1 if (n - 1)Tc <t< (n -1+ D(nTc))TC 
Sn(t) _ -1 if (n -1 + D(nTc))Tc <t< nTc (5.3) 
0 otherwise 
Here S,, (t) is the switching function within the nth switching period and D(nTT) is the 
duty ratio for the nth switching period. Considering the BVI presented in Fig. 3.4, these 
conventions are defined: `+1' means the upper switch is closed, and `-1' means the lower 
switch is closed. Note that D is not considered as a continuous function of time. It has a 
discrete value associated with each switching period. 
We define the averaging operator as 
t 
ýQ(t) = average e(t) = 
TC f i(rr) dr (5.4) 
t-Tc 
where t(t) is some aribitrary variable. Applying this operator to (5.1), the general form of 
an average model is: 
85 
Chapter 5. Modelling of the BVI 
3c0(t) = (x. (t), D(t), u(t)) (5.5) 
where g is the resultant average state function, xa(t) is the average state-vector of the BVI, 
and D(t) is the approximated continuous duty ratio. This new D(t) is a continuous function 
of time. 
5.1.3 Error consideration 
Let (5.1) and (5.5) be integrated. Then, by taking the difference between the two integral 
equations, we obtain 
t( 
llx(t)- Xa(t)II ý llx(O)- Xa/ (O)lj + 
ll f [f (X(T)º S(T), u(r)) - g(Xa(T), D(r), u(r))]drII 
0 
(5.6) 
Starting from (5.6), a theorem in [36] describes the closeness of x(t) and x0(t). For any small 
b>0 and large M> to (here to = 0), there exists a To (a function of 8 and M) and a positive 
constant K such that for switching period Tc E [0, To] 
IIX(t) 
- Xa(t)II :5 
(IIX(0) 
- Xa(O)II + 
3)e KM (5.7) 
Now let x(O) = x. (0). Equation (5.7) indicates that for any bounded time interval, x(t) 
and x0(t) can remain close to each other, if the switching period is small enough. Another 
theorem in [36] states that if xa(t) approaches an asymptotically stable equilibrium point, 
then there exists a sufficiently small To (a function of 5) such that for switching period 
Tc E [O, To], Ix(t) - xa(t) II < J. Therefore, if the averaged model is asymptotically stable, 
which is generally true, x(t) will be very close to xa(t). This validates the averaging approach 
to modelling the BVI. 
5.2 BVI's state equations 
Considering the BVI of Fig. 3.4, there are two switching configurations. In the first, the upper 
switch is closed and the lower switch is open, or simply s(t) = 1. In the second one, the upper 
switch is open and the lower switch is closed, or s(t) = -1. The BVI has three state variables, 
86 
Chapter 5. Modelling of the BVI 
the inductor current and the two capacitor voltages, so we can write x(t) = [it, Vci, -VC2]T 
The state equations for the two cases can be obtained separately. Then, by considering the 
PWM switching function s(t) E {-1,1}, these separate state equations can be combined into 
a single state equation as follows: 
x1(t) = diL/dt = t(V; n - x2 - x2 2 X3(s(t) - 1)) 
(SI 
X3 (t) = -VC2 = 2Cz 
(S(t) 
- 1) 
By rearranging (5.8), the state equation in standard form is: 
ic(t) = A(t)x(t) + bu(t) 
0 
where A(t) = L± -" 
t 
2CI 
1-8(t) 
2z 
-12at -12at 
UU 
00 
(5.8) 
(5.9) 
x(t)= I iL VCi -VC2 ITb= IUU IT 'u(t)=Vn(t) 
Then A(t) in (5.9) can be decomposed into two constant matrices and s(t) as follows: 
*(t) = [Al + s(t)A2]x(t) + bu(t) 
0 -1 -i -1 i 2L 2L 0 2L 2- 
where Al = 2- 100, A2 =200 
2C2 00 Lo 0 
T 
x(t) _[ =L VV1 VV3 
]Tb 
=IL00I 
(5.10) 
Equation (5.10) is the state space equation of the BVI which is to be used for averaging. For 
the case that Cl = C2 = C, the eigenvalues of A(t) are fixed at ±j/ LC, as expected. 
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5.3 BVI's state space averaging model 
Now the averaging operator, defined in (5.4), is applied to the BVI's state equation presented 
by (5.10). The purpose is to average (5.10) over a switching period Tc to develop a time- 
continuous model, like (5.5). So, let xa(t), the averaged state vector, be defined as 
t 
xQ(t) = 
TC f 
x(r) dT (5.11) 
tTC 
Then, by using the basic relationship: 
t 
x(t) = x(t - Tc) +% 
dx(ýr) dr (5.12) 
J dr 
t-Tc 
and differentiating (5.11) with respect to t, we have 
XQ(t) = (x(t) - x(t - Tc))/TT (5.13) 
Substituting (5.12) into (5.13), gives us 
t 
k"(t) = 
Tc fd d(r) dr (5.14) 
t-Tc 
Integrating the BVI's state equation (5.10) over [t - Tc, t] and applying (5.11) and (5.14) to 
it, we get 
t 
*a(t) = Aix, + A2 
Tf 
c t-Tc 
t 
s(T)x(T)dr + bTC 
f 
u(T) dr 
2-Tc 
(5.15) 
The third term in the right hand side of (5.15) is average of the input. As Tc << TR, the 
average of the input is very close to its exact waveform. However, the second term is to be 
expressed as average variables. For a bi-level inverter, s(r) can either be `+1' or `-1' at any 
time t. The switching waveform s(r) during [t - Tc, t] has four possible forms, as shown in 
Fig. 5.1. 
These forms can be substituted into the second term of (5.15). For example, substitution of 
the top right-hand form gives us 
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t0 to+tdI 
t- Tc t 
-1 
t0 to+tm 
t"Tc t 
-1ý 
t 
t- Tc 
-t 
t, ff 
t"Tc 
"1' 
Figure 5.1: The four possible forms of s(r) over [t - Tc, t] 
t to to +t, 1 ft 
A2 f s(T)x(T)dr = A2TC [f x(-r)dr -J x(T)dr +f x(T)dr] (5.16) 
t-Tc t-Tc to to+t, f1 
These three new integrals contain no switching function. They are expanded as their Taylor 
series, which can be simplified as (see Appendix B): 
1 rt 
ý, 
c J -TC s(r)x(T)d7- = 
(2D(t) - 1)x4(t) + e(t) (5.17) 
where D(t) = to(t)/Tc, and e(t) = *(t)Tc(-1/2-(1-D(t))(2to+t0 f f-2t)) is the computed 
error function. Here ti(t) is the sub-interval of [t - Tc, t] during which the inverter's upper 
switch is closed. The other forms of s(r) can be treated similarly, and it turns out that (5.17) 
is valid for all forms, except that the error function e(t) differs. It is shown in Appendix B 
that I e(t) 1<1 2"2' Therefore, in the worst case (5.17) would be 
ý 
TC 
tt _Tc 
s(T)x(T) dr = (2D(t) -1)xQ(t) + 
xý ZTG (5.18) 
The smaller the variation of x(t) and the higher the carrier frequency, the smaller the error. 
In other words, if the average of x(r) over every interval Tc is close to the average over its 
sub-interval, then the error term in (5.17) will be negligible. 
Integrating the PWM switching function over [t - Tc, t] (Fig. 5.1), the switching function 
average is: 
t 
sa(t) =f s(T)d7- = 2D(t) -1 (5.19) 
t-Tc 
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and this relates the switching function to the duty ratio function D(t) (see Appendix B). The 
resultant averaged state equation is 
zQ(t) = (Al + (2D(t) - 1)A2)x0(t) + bu(t) (5.20) 
which introduces the time-variant continuous model of the BVI. 
The duty ratio D(t) is the only function in (5.20) which remains to be approximated by 
known variables. The purpose is to present a continuous function which is close to its exact 
function. To do this, the switching function s(r) is to be approximated and substituted in 
(5.19). Here is assumed that s(t) is the outcome of a sinusoidal PWM scheme. The PWM 
has a carrier that ramps between 1 and -1, and a sinusoidal reference of ksin(wt - 7r/2), 
kE [0,1] being the modulation index. This leads us to the Fourier series for s(t) 
00 
3(t) =E Sme wmt l1 
m=-oo 
(5.21) 
Its fundamental phasor S1 = ke-1'r/2 is substituted in (5.19) (the dc term and higher har- 
monics being neglected), to find the approximated continuous D(t) as 
D(t) -1 [1 + 
sin( N) 
sin(wt -N (5.22) 
A MATLAB program has been written to calculate the error between the exact duty ratio (at 
t= nTc ,n=1,2, """, N) and the continuous approximation in (5.22). For TR/TC =N= 40 
(e. g. 2kHz ramp carrier, 50Hz reference), the absolute error in the worst case is less than 2%. 
5.4 Average circuit model 
Considering (5.20), three state equations describe the average inductor current and capacitors 
voltages as follows: 
ki(t) = diL/dt = L(u(t) - Xa2 - 
Xn42Xa9 (Sa(t) 
- 
1)) 
*a2 (t) = VCi = D(t) (5.23) [±3 
= -Vc2 =c (D(t)-1) 
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The first equation shows that the average inductor current depends on the voltage difference 
between the input u(t) and a voltage-dependent voltage source D(t)Vci +(1-D(t))VC2. The 
second equation says that the average current of the upper capacitor Cl is proportional to 
iLD(t). Similarly, the third equation indicates that the average current of the lower capacitor 
is iL(1-D(t)). These average currents can be modelled as current-dependent current sources. 
The resulting equivalent circuit model is shown in 5.2. This model is suitable for circuit 
simulators such as PSpice. The current io in Fig. 5.2 preserves KCL at node A. 
VC1 
i 
Vin 
1 
vc2 
D(t)VCi+(1-D(t))V C2 
Figure 5.2: Equivalent circuit average model of the BVI, suitable for circuit simulators such as SPICE. 
5.5 Ripple estimation 
The average model stated by (5.20) provides smooth waveforms, neglecting the switching 
ripple. In this section, a switching ripple state equation is established which can be added to 
the average waveforms for better accuracy. 
Let r(t) be the state vector of a ripple model, defined as the difference between the state 
vectors of the exact and average model: 
r(t) = x(t) - x. (t) (5.24) 
i. e., r(t) contains all errors of the average model. Similarly, let the difference between the 
exact and average switching functions be: 
sr(t) = s(t) - Sa(t) (5.25) 
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Now *(t) and ica(t) in the derivative of (5.24) are substituted by (5.10) and (5.20). The state 
equation of the ripple model is thereby obtained: 
1(t) = (Al + (Sr(t) + sa(t))A2)r(t) + s,. (t)A2xa(t) (5.26) 
where sa(t) = 2D(t) -1. The ripple model (5.26) can be solved to provide a correction to the 
average model. However, this is computationally equivalent to solving the exact model itself. 
But if the Fourier series for s(t), (5.19), is suitably truncated, an approximation for r(t) can 
be found. The more harmonics are taken into account, the better the approximation results. 
Adding the approximate r(t) to the average waveforms xa(t) gives waveforms that are very 
close to the exact ones. 
5.6 Simulation results - Average model 
In this section two groups of simulations are presented. The first group is the state space 
average model of (5.20). This has been simulated by MATLAB using (5.22) as the continuous 
duty ratio. The second group is the average circuit model which was presented by Fig. 5.2. 
PSpice simulates this circuit model. 
5.6.1 Average model - MATLAB 
The following parameters are used for the BVI's average model simulation with MATLAB: 
The input voltage was u(t) = 320 sin(w, t + ir/2), the physical inductance L= 12mH, and dc 
capacitors Cl = C2 = 8.1mF. The initial state vectors were x(0) = x,, (0) = [640, -640,0]T. 
Figs. 5.3(a) and (b) show the state variables of the BVI together with its input voltage for 
two different modulation indexes: k=1 (reductance) and k=0.25 (inductance). 
The simulation results indicate that the capacitor voltages remain close to their initial values. 
Additionally, the inductor current variation is reductive (k = 1) or inductive (k = 0.25) as 
intended. 
5.6.2 Average circuit model - PSpice 
The equivalent circuit model of Fig. 5.2 was simulated with PSpice. The parameters are the 
same as for the MATLAB simulations of Fig. 5.3. Figs. 5.4 (a) and (b) depict the state 
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t [ssaj 
Figure 5.3: MATLAB simulation results for the average model, two cases: (a) an emulated inductance with 
amplifier gain A=0.5 (k = 0.25); (b) an emulated reductance with amplifier gain A=2 (k = 1). 
variables for comparison with Fig. 5.3. They are in good agreement, validating the equivalent 
circuit. 
5.7 Simulation results - Average plus ripple model 
Now the ripple model expressed by (5.26) is added to the average model. The average plus 
ripple model is simulated with MATLAB using the average model (5.20). Moreover, it is 
simulated with PSpice using the average circuit model in Fig. 5.2. 
Numerical analysis presented in Chapter 4 reveals that the harmonics at the PWM frequency 
and a few pairs of sidebands are large compared to the fundamental. Harmonics N-3, N- 
2, N-1, N, N+1, N+2, N+3 dominate. The 2Nth harmonic and a few pairs of sidebands are 
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-408 
-BOB --------------------------- -____. _. __....,.. _______. _... -. __. __... _... 
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Time 
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Time 
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Figure 5.4: Results of the average equivalent circuit model simulated with PSpice: (a) inductance emulation 
(k = 0.25); (b) reductance emulation (k = 1). The waveforms correspond to those of Fig. 5.3. 
also important. They affect the shape of the ripple. Thus 2N +2 harmonics were considered 
for the following simulations. 
5.7.1 Average plus ripple model - MATLAB 
The ripple model was programmed with MATLAB and added to the output of the aver- 
age model. The BVI parameters used here are based on those of a published high-voltage 
thyristor controlled series compensator (SSC) [26]. The reference frequency is 50Hz, and the 
modulation index is k=1. Two cases are presented. First, with a PWM carrier frequency 
of 400Hz (N = 8), harmonics up to 18 (2N + 2) are taken into account. Second, for a carrier 
frequency of 1kHz (N = 20), 42 harmonics (again 2N + 2) are added to the average outcome. 
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Fig. 5.5 (a) and (b) show the state vector of the average plus ripple model for two different 
cases. 
The results are very close to the exact experimental outcomes, presented in Figs. 3.11(a)-(f) 
and 3.12(a)-(f) (see Chapter 3). 
5.7.2 Average plus ripple model - PSpice 
The ripple model (5.26) was converted into an equivalent circuit model. Then, using the 
same parameters, it was simulated with PSpice. Fig. 5.6 shows the simulation results. 
Comparing Figs. 5.5 and 5.6, again they agree well. 
5.8 Comparison of average and exact 
The average model was simulated together with the exact system, as shown in Fig. 5.7. 
Apart from the ripple, which was not added to the average model, the agreement is good. 
However, the average model ran five times faster than the exact model. This is useful in 
situations where accurate waveforms are not important. For example, in transient conditions, 
the average model is a good approximation to coordinate the power electronics and power 
systems time scales. 
5.9 An application example 
Here an IEEE benchmark model [5] is used for simulating a series connected BVI. The 
benchmark model was provided for the purpose of the SSR, studies in power systems. This 
model connects a synchronous generator to an infinite bus through a 500kV transmission 
line. The power system parameters are expressed in per unit based on the generator MVA 
rating (892.4MVA) at 60Hz. The infinite bus is a three-phase 60Hz voltage source with zero 
impedance at all frequencies. Fig. 5.8 shows a BVI in series with the transmission line of the 
benchmark model. The model parameters are [5]: 
Generator G: Xd = 1.79p. u., output power P,, = 0.9, and Power Factor is 0.9. The generator 
bus is fixed at unity voltage. Transformer T1: X1 = Xz = Xo = jO. 14 p. u. Transmission 
line: Xi = X2 = j0.50p. u. and Xo =j1.56p. u., R1 = R2 = 0.02p. u. and Ro = 0.50p. u. 
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Figure 5.5: The state variables of the average plus ripple model, simulated with MATLAB for two carrier 
frequencies: (a) 400 Hz; (b) 1000 Hz. 
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Figure 5.6: PSpice simulation results for an average plus ripple circuit model. The parameters are as for Fig. 
5.5. 
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Figure 5.7: PSpice simulation results for the exact system and the equivalent circuit average model. 
Transformer T2: X1 = X2 = Xo = jO. 06p. u. (Subscripts `0', `1', and `2' refer to zero, 
positive and negative sequence components respectively. ) The BVI has these parameters: 
inductor: 0.6mH, capacitors: 8.1mF. 
Using (3.8), the power transmitted through the transmission line is 0.9 = 017 sin 6=1.43 sill 
6, 
giving b= 39°. Now, let a capacitor bank of -jO. 37p. u. be used for series compensation. 
For the same amount of power (0.9p. u. ), the power equation becomes 0.9 =oI ,ý sin 
ö_ 
3.03 sin 6, making 6= 17.3°. This means the capability of power transmission is increased by 
capacitive series compensation. Additionally, the stability margin is increased. 
5.9.1 Simulation results - Application 
The series compensation could instead be established by a BVI. Here the average circuit 
model of the BVI is used for this purpose, as shown in Fig. 5.8. The following procedure 
is considered for simulation, shown in Fig. 5.9. The generator G1 is initially supplying 
0.9p. u. at 6= 39° while the power system is working without compensation (poilit A on 
V(1)). Then, the BVI is inserted in the transmission line to provide reductive inipeclaIice of 
-jO. 37p. u. (point B on V(2), equivalent to the capacitor 
bank). This increases the inaxiiiuuu 
transmissible power through the transmission line. Finally, the amplifier's gains is changed 
so that the BVI produces the inductive impedance of 0.37p. u. (point C on V(3)). This 
decreases the maximum transmissible power. 
The whole circuit was simulated with PSpice. Fig. 5.10 shows the simulation results. T1ºe 
infinite-bus voltage and current are presented in Figs. 5.10(a) (A = 1.5) and (c) (A = 0.5). 
Also, the duty ratio, the BVI's input voltage, and the amplifier's output are depicted in Figs. 
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Figure 5.8: The BVI average circuit model inserted in the IEEE benchmark model for series compensation. 
5.10(b) (A = 1.5) and (d) (A = 0.5). 
Fig. 5.10(a) shows that the the infinite-bus current leads the infinite-bus voltage (phase 
reference) by about 6= 17°, having the phasor of 0.9ei17'. As the infinite-bus voltage })ha. sor 
is 1, the power transmitted through the transmission line is 0.9p. u. So, again the sane 
power is transmitted at 6= 17°, like capacitive series compensation. Fig. 5.10(b) shows 
the related duty ratio (V(60)), the BVI's input voltage (V(7,9)), and the amplifier's output. 
(V(10,40)). The amplifier gain is A=V (10,40)/V (7,9) = 1.50, and the duty ratio is a 
sinusoidal waveform over [0.25,0.75]. The waveforms are smooth and exclude high frequency 
ripple because the average circuit model is used. The expected results are generated. 
Fig. 5.10(c) presents an advantage of the BVI over the conventional capacitive approach. 
The power transmitted to the infinite-bus was decreased to 0.27p. u., while h= 17° was still 
fixed. Similarly, Fig. 5.10(d) provides the duty ratio over [0.45,0.55] and the amplifier gain 
A= V(10,40)/V(7,9) = 0.5. This control of power transmission can be achieved very simply, 
by varying the amplifier's gain. 
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Figure 5.9: The simulation procedure describing the PSpice simulation. 
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Figure 5.10: The PSpice simulation results of Fig. 5.8 for two different BVI's amplifier gain, (a) - (b) 
increasing the power transmitted (A=1.5), and (c) - (d) decreasing the power transmitted (A=0.5). 
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Chapter 6 
Stability and transient response of 
the BVI 
The steady state operation of the BVI has been discussed in Chapter 3. Here the transient 
condition is considered. Every power system is designed to perform certain tasks in the steady 
state, and deal with sudden disturbances. In transient conditions, an adequate margin of 
safety for proper performance is necessary. 
The BVI as a power system component must work desirably under sudden perturbations. As 
the BVI is connected to the power system as a FACTS controller, different types of transients 
might occur. For example, lightning strikes the transmission line. The resultant waveform 
travels at 300m/ps along the line, arriving at the BVI's terminals. In principle, a lightning 
waveform is presented as a power system standard impulse (with 1.2µs rise time and 5011s 
fall time). Two parameters of this impulse can affect the BVI. First, its peak value might 
damage the insulation. Second, in the frequency domain, the impulse imposes a wide range 
of frequencies on the BVI. Hence the BVI's impulse response is important. 
In this chapter, first the stability of the BVI is analysed. Second, the response of the BVI is 
simulated under transient condition. These studies have been done for both the shunted and 
series cases. Practical examples are used for simulations. 
6.1 BVI's stability 
Consider the autonomous system Sc = f(x). Then the equilibrium motion of x(t) is given a 
small disturbance. If the disturbed motion remains close to the unperturbed one x(t) for all 
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time, then the autonomous system is stable. For small disturbances, the undisturbed motion 
is asymptotically stable if the effect on the motion tends to disappear. The motion is unstable 
if the effect tends to grow [57]. 
For a linear time-invariant system ic(t) = Ax(t), the eigenvalues of A determine its stability. 
If all eigenvalues of A have non-positive real part, then the system is stable. Eigenvalues 
with real part of zero produce undamped oscillation. 
Considering Fig. 3.4, the BVI's state equations were introduced by (5.8) and (5.9). In these 
equations the negligible losses were ignored. However, to discuss a more general stability case, 
here the copper losses R are considered in series with the physical inductance L. Assuming 
C1 = C2 = C, (5.9) becomes: 
x(t) = A(t)x(t) 
R 
where A(t) = l+a t00 2 
1-s t00 
2 
This state equation represents a time-variant linear system. The only function of time is the 
switching function s(t), taking the values of either `+1' or `-1'. These values are substituted 
in Al - A, to get: 
AR I170 A-F Z0i 
AI-A= -c A0 or AI-A= 0A0 (6.2) 
These are now two time-invariant linear systems. The eigenvalues of A are the roots of 
characteristic equation det(\I - A) = 0, or A(A2 + 
RA +I I-C) = 0. The eigenvalues are: 
fit _f -R 2Rý-4Z 
-R+ 
2R2-4Z ' 
Ol (6.3) 
where Zo =LC. One eigenvalue is zero because one of the capacitors is inactive at a 
given time. Both other eigenvalues are in the left-half plane, resulting in a stable system. 
These eigenvalues can be either complex (R < 2Zo) or negative real (R > 2Z0). If C is large, 
we have two negative real eigenvalues (one of them close to zero, the other close to -Z). In 
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the case that C approaches oo, ZO tends to zero. Then, the characteristic equation becomes 
A2 (A + L) = 0. Therefore, the eigenvalues are 
{A} 0,0} and the BVI acts like a first 
order element (a =i). 
This can also be analysed using the average circuit model in Fig. 5.2. KVL for the loop 
containing the physical inductor results in: 
Vin = Ld1 + RiL +D(t)Vcl + (1 - D(t))VC2 (6.4) 
Assuming VC, = -VC2 = Vdc + r(t) (Vd, is the capacitors' mean voltage and r(t) is the 
capacitors' ripple), (6.4) becomes: 
Vin =L 
di 
+ RiL + (2D(t) -1)Ve + (2D(t) - 1)r(t) (6.5) 
The bigger the capacitance C, the smaller the ripple, and hence the smaller the term (2D(t) - 
1)r(t). Thus, ignoring this term and noting the term (2D(t) - 1)Vdc is in phase with V,,, we 
get: 
VL -- Ldi + RiL (6.6) 
where VL is the difference between the two in phase terms at both ends of the physical 
inductor. Thus for large C, the BVI emulates an inductance or a reductance (first order 
element). 
During a synchronous period, the capacitor voltages drop because of parasitic losses. In the 
same period the capacitor and the inductor interchange their stored energy. (The BVI's 
delivered or absorbed real power from the power system is almost zero during a synchronous 
period. ) The BVI mainly generates reactive power equal to I V II 11, where V is the applied 
voltage phasor and I is the BVI's current phasor. The losses can be introduced by R1 112. 
This equivalent losses must be much smaller than the apparent power generated by the BVI 
(R II 12«I V, "n 1111). Otherwise, a big amount of real power has to be supplied to the dc 
capacitors to compensate the losses. The BVI's current magnitude in this later relationship 
could be substituted by II (_ 
Vs"ýýAý" 
. Further, using L=ö, we get R« ioojItAj' i_ 
Note that wo 
i_ can be very big, providing either positive or negative values for R2 - 4Z0 2. 
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For the complex eigenvalues, however, depending on their imaginary parts, we usually have 
low frequency damped oscillation. This corresponds to a second order system. This kind 
of transient response is not desirable for power systems, and could be avoided by choosing 
suitable values for L and C. 
To validate this discussion, experimental work was performed using the 15V BVI model. A 
periodical input (28.57Hz), the smooth waveform in Fig. 6.1, was applied to the BVI. The 
BVI's gain was set to two (A = 2.0), providing a reductive case. The period of the input 
(35ms) provides a long enough time to examine the behaviour of the BVI. Fig. 6.1 shows the 
voltage applied to the BVI and the inductor current (containing switching-ripple). 
Figure 6.1: The BVI's behaviour under a low frequency waveform. 
The BVI's current is quite similar to a dominant first order circuit. While the voltage is 
a positive constant over [-16.41, -6.41]ms, the current ramps down. Then, the current. 
ramps up when the voltage ramps down to zero over [-6.41,1.09]ms. Finally, the voltage 
over [1.09,18.59]ms grows shortly to a negative constant and remains there for l71ns. Tile 
BVI's current exponentially reaches to a constant value. Regardless of the amplifier gain, the 
physical inductor determines the time constant of this first order circuit. From Fig. 6.1, the 
time constant is about 7ms, corresponding to the exponential shape of the current wavefornº. 
The measured parameters of the physical inductor are L= 177mH and R= 25. l, as stated in 
Chapter 3. These parameters also correspond to a time constant L/R = 7.08nis, confirnºiiig 
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the experimental work and analysis. 
Having complex eigenvalues could be avoided (e. g. by choosing big capacitance). However, 
if there is a natural frequency wo = Lc, the parameter should 
be chosen so that SSR is 
impossible. In other words, the natural frequency should avoid the [15,30]Hz range. 
6.1.1 BVI's stability - shunted 
The VAPAR as a negative inductance emulator is not stable, if it is shunted independently 
across a bus [14]. The BVI, on the other hand, is a stable circuit element, which can be 
shunted independently across a bus voltage. Its behaviour is that of an adjustable stand 
alone reactance (Chapter 3). 
The BVI is always stable either as an inductance or a reductance. This is due to impedance 
conversion stated in (3.2). Let the physical inductor of the BVI be presented as an inductance 
L in series with a resistance R. Then, the differential equation describing the BVI is 
V (t) = 
di 
1 
LAdt 
+1 
RA2 (6.7) 
This states that the impedance conversion applies to both L and R. Hence, the BVI's input 
impedance in the s-plane is . Thus, there is always a fixed pole in the left-half plane 
(sl = -R/L), confirming the stability of the shunt connected BVI. 
6.1.2 BVI's stability - series 
Unlike the shunted case, the stability study is not straightforward for the series connected 
BVI. This is illustrated using the IEEE benchmark introduced in Chapter 5 [5]. A BVI is 
inserted in series with the transmission line, as shown in Fig. 6.2. Here the BVI is represented 
by a reductance -r _ -LB (assuming now that R=0 and C= oo). 
Long transmission lines are best represented by their distributed models. Nevertheless, their 
ir-model and T-model can be used to a good approximation at 50/60Hz [40], [7], [60]. However, 
some considerations need to be taken inito account for transient studies. These are the 
frequency dependence of the line parameters and the distributed nature of the losses. The 
constant parameters at 50/60Hz cannot adequately simulate the response of the line over the 
wide range of frequencies associated with transients. 
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. Transmission System 
Figure 6.2: The benchmark T-model for stability analysis, suitable for the B VI installed at sending or r eivint{ 
end. 
In most cases the constant parameter representation produces a ºuagniticatiou of 1i ri, iiic.. 
This implies a general distortion of the waveform and exaggerated peaks. In 1401, a 50MV 
line was energised with a step function, using the constant fill li paranºcters. 'I'Iucºº, Hie 
frequency dependent model was used instead. Comparing tlºc oººtcoºut's, t. lºcy oscillate witlº 
the same frequency, and their first peaks are very sirnºilar. However, the wavefoýrºu SIº. ºIw : end 
their damping are different. The frequency dependent model produces 11i(1 ýI, ººnlýint; rºn(l a 
smoother waveform shape. 
The main objective of this section, however, is to find the natural modes of os(illat. iOu th, it 
still could be managed by a constant parameter line iiiodel. Despite the dr m, rucks of a 
constant-parameter model, it is used in the present study because of its Siuil, lic"it V. 'I'lu' 
results of [40] show that the practical case will have inure da. iupinig than predicted. The 
constant-parameter model therefore gives a pessimistic view, and practical stability sho ll hl 
be better than predicted. 
6.1.2.1 Stability - T-model 
Fig. 6.2 introduces the T-model which is useful for study of a series compensator (licre Hic 
BVI) installed at one end of the line. To study the stability of Fig. 6.2, first., it.. stntr Space 
equation is derived. By writing KVL for two loops and KCL at the niidd1c nude, the state 
equation is finally found as: 
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Sc(t) = Ax(t) + bu(t) 
-R" 11 
2 Lline 2-r+Ls Lline 2-r+ s line 2- +s 
R' 1 A- 0 2L 2+LR 2+ R' 
b= 02 
line line line +R 
000 
Cline leine 
X (t) =[ ZS ZR VCline 
JTU(t) 
=[ Vs VR 
JT 
(6.8) 
where Rline, Cline, Lline are the transmission line lumped parameters, r is the variable reduct- 
ance of the BVI, VS, LS, are the sending-end parameters, and VR, LR are the receiving-end 
parameters. These parameters for the IEEE benchmark [5] are as follows: Rline = 0.02fl, 
Lline = 1.3mH, Cline = 1.8mF, LS = 0.8196mH, LR = 0.191mH. Also, VR is the reference 
voltage with the magnitude of 1.0p. u. 
Now, using det(sI - A) = 0, the characteristic equation can be obtained. Alternatively, this 
can be found by working out the system's transfer functions (e. g. IS/VR). The dominator of 
the transfer functions gives the characteristic equation. Using either approach, we find: 
(-1.47 x 10-3 +r)s3 + (-2.75 x 10-2 + 11.89r)s2 + (-1526.51 + 660589.24r)s - 13211.78 =0 
(6.9) 
The BVI's reductance r is the parameter of (6.9). It can be varied over say (0, Lline1, i. e. 0% 
to 100% series compensation. In practice, the series compensation does not exceed 80% [44). 
To assess the the stability, it is necessary to find the roots of (6.9) for different values of r. For 
a feedback control system the closed-loop characteristic equation is 1 +KG(s)II (s) = 0. G(s) 
and H(s) are the transfer functions within the loop and K is the gain. Available software 
works out the root-locus based on finding the roots of 1+ KG(s)H(s) =0 by varying K. 
This cannot be adopted for finding the root locus of (6.9) as r occurs in all the polynomial 
coefficients. Therefore, a program was written to solve (6.9) for different values of r. Then, 
the solutions were plotted for variable series compensation. Fig. 6.3(a) gives the root-locus 
of (6.9). 
Then, for comparison, the BVI in Fig. 6.2 is replaced with a capacitance CB. The resulting 
state equation is: 
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T-model(B V I) 
J 
T-model(C) 
sow 
6 .. (b) 
Figure 6.3: Root locus for the IEEE benchmark under series compensation using (a) the BVI installed at one 
end, and (b) a capacitor bank installed at one end. 
x(t) = Ax(t) + bu(t) 
R' 
-1 -1 
2(Lline/2+Ls 
0 
Lline/2+Ls Lline/2+Ls 
1 
Lline12+Ls 
0 
0 -Rline 10 
A= 2(Llinei2+LR) Lline/2+Ln b= 
0 1 Lline/2+LR 
1 -1 00 Cline Cline 0 0 
1000 
L 
CB 0 0 
T T 
x(t) =[ iS ZR VCline VCB 
, 
u(t) = 
[ 
VS VR 
(6.10) 
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where the common parameters in (6.10) and (6.8) are the same. Again, using det(sI-A) = 0, 
the characteristic equation is found as 
CBS4+18.69CBS3+(1038689.11CB+680.43)32+(8989749.20CB+8090.77)s+449487460.0 =0 
(6.11) 
The capacitance CB is the parameter of (6.11). This can be varied to provide 0% to 100% 
series compensation, like r in (6.9). Fig. 6.3(b) shows the root-locus of (6.8). The results 
are summarised in Table 6.1 for comparison and assessment. 
Table 6.1: BVI's and capacitor's root-locus summary (T-model): rE [0,1.3]mH and Cnw, E [0.01,0.41] 1 
Eigenvalues (rad/s) Damping ratio (Iry° a) Compensator 
From -8.65 ± j0 00 BVI 
-4.32 ± j23.16 0.1834 C 
To -19.80 ± jO 00 BVI 
-4.42 ± j231.80 0.0191 C 
From -5.02 ± j1019 0.0049 BVI 
-5.02 f j1019.26 0.0049 C 
To -25.50 f j1983.50 0.0129 BVI 
-4.91 tj 1035.40 0.0047 C 
There are some points for discussion regarding Figs. 6.3(a) and (b). First, over [0%, 100%) 
series compensation, both the BVI and capacitor give a stable system. The IEEE benchmark 
with the BVI has one negative real and two complex eigenvalues. The real eigenvalue moves 
from -8.65 (1% compensation) to -19.80 (100% compensation). The complex eigenvalues 
move from -5.02 ± j1019(1% compensation) to -25.50 ± j1983.50 (100% compensation). 
The benchmark with capacitive compensation has four complex eigenvalues. Two complex 
eigenvalues move from -5.01 ± j1019.26 (1% compensation) to -4.91 ± 1035.40 (100% com- 
pensation). The other two complex eigenvalues move from -4.32±j23.16 (1% compensation) 
to -4.42± j231.80 (100% compensation). Instead of these two complex eigenvalues, the BVI 
has one negative real eigenvalue. 
Second, as a measure of stability, the damping ratio (defined as -ReA/ImA) for the two 
cases can be compared. For the BVI's complex eigenvalues, damping factor increases from 
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('h; iptcr (i. , St; shilit. y ; rnrl tr; ur.. irnt rc., Jrun. 'w id flu 
H VI 
0.0049 to 0.0129. For the capacitor case, the corresponding eig(1milues have ;< <Iampiut; rat iu 
decreasing from 0.0049 to 0.0047. The reductive coiul>ensatio» is nu)rl' highly daiuped 111,111 
capacitive compensation. The 13VI has an a(1(hit. iOnal ti 'ga. tive real ýýit ýýTivnluýý, whIoreas the 
capacitor has two more complex eigeiIv, IIIles with a daiiiping latIo (I('ervasint; fruºu 0. I83.1 tO 
0.0191. 
Third, sub-synchronous resonance (SSR) is a potential suirce of iu.., Aa )ility fk)r power sYstel s 
[34]. This occurs if the power systein n; at. rnral iiiocles ()f osrill; Ll. iuwi wit 11 the 
modes of the rotor. The SSR happens typically at, frequencies ever I 15,3011 1z. The cap; iritor 
case has low radian frequencies over [23.16,231.81. 'I'ltis eurr(espOnds to frrclneucies (wer 
[3.68,36.89]Hz which overlaps the SSR frequency range. The I3VI, lwwever, iut, n)(11I(('s IU 
risk of SSR, an advantage over capacitive con1peiisation. (This is (iiseussed in sect 1()n (i. 
that the BVI employs big capacitance for power systeuls, heue' intri)(Iure, nO rcesonanre. ) 
6.1.2.2 Stability -- 7r-model 
Fig. 6.4 introduces the 7t-Iº1Uýclcl Which is iitiefiil tU, r stndly f .1 sl'riý S C(Mlp ofSrctiýr iust; illcd : it 
the iniicldle of the line. 
Transmission Sstem 
.............................. .................. . 
Figure 6.4: The benchmark it nmo d 1, suitable for the I3VI installed al. Ihee ini4l if. Iii Ilse Idle 
Similar to the `I'-ifiodel, first, tIi state space ((l1ritiou of HIC n-m odleel along w it Ii t tue I tV I IS 
derived. 
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jc(t) = Ax(t) + bu(t) 
000 -1/LS 0 
0 -Rline 1 -1 
Lline-r Lline'r Lline r 
A= 0000R b= 0R (6.12) 
2 -2 000 Cline Cline 00 
2 -2 0 
Cline cline 
00 00 
T 
X (t) =[ ZS Z1ine ZR VCs VC 
]Tu(t) 
=[ Vs VR 
] 
where Vcs and VCR are the 7r-model's capacitor voltages at the sending-end and receiving-end 
respectively. All other parameters are the same as the T-model. The characteristic equation 
det(sI - A) =0 is found as: 
(1.69 x 10-6 - 0.0026r + r2)s5 + (2.60 x 10-5 - 0.02r)s4 + (15.01 - 20871.83r+ 
7.17 x 106r2)s3 + (186.49 -143458.56r)s2 + (2.37 x 107 - 2.85 x 1o1°r+ (6.13) 
7.89 x 1012r2)s + (2.05 x 108 - 1.58 x lour) =0 
Using the developed program, the root-locus of system (6.12) is plotted in Fig. 6.5(a), by 
varying r over [0, Lline]" 
Again, the BVI was replaced with a capacitance CB in Fig. 6.4. The resulting state equation 
is obtained as: 
x(t) = Ax(t) + bu(t) 
0 0 0 LS 0 0 
0 -Kline Lline 
1 
'line -1 Lline -1 1i 
0 0 
A 
0 0 0 0 R 0 b 
0 1 
(6.14) 2 
Uli-ne -2 Uli-ne 0 0 0 0 0 0 
0 
12 
-2 0 0 0 0 0 
0 B 0 0 0 0 0 0 
T 
X (t) = 
[is 
zline =R VCs VCR VCB 
]Tu(t) 
=[ VS vR 
J 
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Figure 6.5: Root locus for the IEEE benchmark under series compensation using (a) the IIVI installed at t1 
middle of the line, and (b) a capacitor bank installed at the middle of the line. 
and the characteristic equation is: 
CBS6 + 15.38CBS5 + (8882329.52CB + 769.23 )84 + (1l(1352735. (i('/r ).,;: { 
(1.40 x 1013CB + 5517636781)s2 + (1.21 x 10'4Cn)s 1 6. U7 ý: Its (1 
The capacitance CB is varied to provide 0% to 100% series con11wII atioýn, like 1,1r iu ((. 13). 
By solving (6.15) for different values of CB, Fig. 6.4(b) shows the root-locus of ((. 1 1). 'l'all(' 
6.2 summarises the results for comparison. 
As for the T-model, there are similar points about Fig. 6.4. For Hie BVI, Own- arg' one 
negative real and four complex eigenvalues. The real eigeiivaliu nerves like t lilt of Hie '1' 
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Table 6.2: BVI's and capacitor's root-locus summary (7r-model): rE [0,1.3]mH and CBw, E [0.01,0.41]S2 
Eigenvalues (rad/s) Damping ratio (ZmeA ) Compensator 
From -8.65 ± jO 00 BVI 
-4.32 ± j23.16 0.1834 C 
To -19.54 ± jO 00 BVI 
-4.26 ± j165.89 0.026 C 
From -2.06 ± j1432.5 0.0014 BVI 
-2.05 ±j 1432.16 0.0014 C 
To -6.29 ± j1886 0.0033 BVI 
-2.10 ± j1437.17 0.0015 C 
From -1.30 ± j2613.45 0.0005 BVI 
-1.30 ± j2613.48 0.0005 C 
To -93.26 ± j5286.92 0.0176 BVI 
-1.3 ± j2615.06 0.0005 C 
model. The complex eigenvalues, however, move from -2.06 ±j1432.5 to -6.29 ±j1886, and 
from -1.30 ±j2613.45 to -93.26 ±j5286.92. For the capacitor bank, six complex eigenvalues 
move from -4.32 ± j23.16 to -4.26 ± j165.89, from -2.05 ± j1432.16 to -2.10 ± j1437.17, 
and from -1.30 ± j2613.48 to -1.3 ± j2615.06. The low radian frequencies are replaced with 
a single negative real eigenvalue, if the BVI is used in place of capacitor bank. 
As with the T-model, Table 6.2 shows that the damping ratio is improved by using the BVI. 
Additionally, SSR is impossible with the BVI whereas this occurs with capacitance (branches 
with radian frequencies over [23.16,165.89]rad/s overlaps the SSR, frequency range). 
Comparing the outcomes of the two models, the main difference is that the it-model presents 
two complex eigenvalues more than the T-model. However, the results are quite similar, both 
indicating stability improvement by employing a BVI in place of the conventional capacitor 
bank. 
112 
Chapter 6. Stability and transient response of the BVI 
6.2 BVI's transient response 
The BVI's transient response in shunt and series applications is assumed. Several conditions 
that might cause transients are considered. The shunt connected BVI, introduced by Fig. 
3.4, is subjected to a sudden change in the amplifier gain. Then, the input voltage is changed 
suddenly. The IEEE benchmark is used for transients in the series case. The average model 
of the BVI, is employed. 
Moreover, the power system standard impulse function is applied to the BVI. This is basically 
different from intentional change in the BVI's gain and voltage value. For example, a power 
system is frequently exposed to the lightning. The lightning has been standardised to an 
impulse with the rise time of 1.2µs and the fall time of 50µs. This contains the frequencies 
up to 1MHz, which can clearly affect every power system component. To see these modes, 
discussed in previous section, the impulse response of the BVI is simulated. Then, it is com- 
pared with a capacitive response. A program has been written which provides this standard 
impulse. 
The impulse is applied at the sending-end of the IEEE benchmark. The receiving-end voltage 
source is short-circuited. Fig. 6.6(a) the applied impulse and the resulting current through 
the BVI. It can clearly be seen that the BVI introduces no oscillation where installed as a 
series compensator. 
Now, a capacitance is used in place oLthe BVI. The same impulse is applied to the benchmark. 
The outcome is plotted in Fig. 6.6(b). The current oscillates with a frequency of 19.50Hz 
which falls into the SSR range. 
6.2.1 Shunted case 
Averaged model of the BVI was introduced in Chapter 5 (Fig. 5.2). Steady state simulations 
showed that the average model provides a good approximation for the BVI. Here transient 
simulations are presented using the average model. Then, the exact BVI is simulated under 
transient condition and compared with the approximate results. 
Fig. 3.4 is considered for simulation of the exact BVI, along with the following paramet- 
ers: the nominal shunt voltage (50Hz) 230V, the physical inductance 12mH, the copper loss 
resistance 0.155 , iron loss resistance 500k11, the amplifier's capacitance 8. lmF, the voltage 
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(a) 
(b) 
Figure 6.6: Impulse response of the IEEE benchmark, (a) using the BVI as a series compensator (BVI's voltage 
and current), and (b) using a capacitor bank as a series compensator (capacitor's voltage and current). 
doubler capacitance 8. lmF. The amplifier gain and the applied voltage can be varied. The 
initial conditions are: the capacitor voltages = +640V. 
In the first simulation, the amplifier's gain (A) is suddenly changed. Initially, the ga, iii is set 
to A=0.5 (inductance emulation). At t= 35ms, suddenly A is changed to 2.0 (reductaiwe 
emulation), using a step function. At the time of the sudden change t= 351lºs, the BVI's 
current is passing its peak (the voltage across the physical inductor is zero). This is the worst 
case for the physical inductance. For the gain A=0.5, the BVI's voltage is associated with 
the BVI's current variations (inductance emulation). By changing the gain to A=2.0, the 
BVI's voltage is proportional to the BVI's current variations, but opposite sign. Therefore, 
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at t= 35rns, on the one hand, the BVI's current has to ramp down (A = 0.5). On the other 
hand, the BVI's current makes it to ramp up (A = 2.0), starting from the inductive peak. 
This makes the BVI's current to increase up to twice the nominal peak. 
Fig. 6.7(a) shows the simulation results of the average model. Fig. 6.7(b) depicts the exact 
BVI's simulation results. The results show that both simulations agree well (the averge model 
has no switching-ripple). It also can be seen that after the sudden change, the behaviour of 
the BVI is reductive (A = 2). This means that the BVI is emulating reductance during the 
transient condition. Practically, the shunt connected BVI could supply adjustable reactive 
power. The amount of reactive power (either inductive or reductive) is controlled by the 
amplifier's gain. 
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Figure 6.7: Simulation results of BVI's transient taken from (a) exact BVI, and (b) the average model 
(amplifier's gain changes from A=0.5 to A=2 at t= 35ms). 
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An experiment was arranged using the 15V BVI. The gain was suddenly changed from A=2.0 
to A=0.5 at wt = 369°. Then, at wt = 675° it has been returned to its initial operating 
condition, A=2.0. This is shown in Fig. 6.8(a). The steady state operation, before and after 
a sudden change in gain, is illustrated in Fig. 6.8(b). This also shows a possible increase of 
the BVI's current. The current could theoretically, as explained above, increase up to twice 
of its nominal. Fig. 6.8(c) provides another example, changing the gain from A=1.43 to 
A=0.286 at wt = 72°. It is then returned to A=1.43 at wt = 414°. These experiments 
indicate the flexibility and controllability of the BVI. These are among the FACTS objectives 
defined in Chapter two. Additionally, the low voltage results are consistent with the higher 
voltage simulation presented in this section. 
Fig. 6.9(a) - (b) introduce another possible case in which a bus voltage increases from 230V 
to 250V (about 10%), again at t= 35ms. The BVI's gain is fixed at A=2.0 where the 
amplifier is working in its full modulation. The capacitive current increases from 29A to 
32.6A to supply additional reductive reactive power. Thus, the BVI generates locally the 
demanded reactive power. Therefore, remote generators do not have to generate this reactive 
component of the current. This case simulates a voltage regulator for power system. Thus, 
the bus voltage can be regulated at a desired region by controlling the BVI's gain. 
It can be seen that moving from one steady state to another one takes place smoothly. Again 
the results taken from the approximate and exact BVI agree well. The important point from 
these results is that under transient condition the BVI still acts as an impedance emulator. 
This is true even for the first swing after the sudden changes occur. 
6.2.2 Series case 
The IEEE benchmark was introduced by Fig. 5.8. Its parameters were given in a per 
unit basis. The BVI was inserted in series with the transmission line (the rated voltage 
was given). A step-down transformer lowers this voltage for the BVI's physical inductor 
and inverter. Another transformer provides the PWM reference through a variable resistive 
voltage divider. Thus, if the BVI's rated voltage is changed, the reference (modulation index) 
is accordingly altered so that the amplifier's gain remains constant. 
Although the BVI's input voltage can change, but for a fixed gain, its input impedance 
must remain constant. Therefore, during a transient condition in power system, the PWM 
modulation index varies to fix the amplifier's gain. To observe the variations (voltage, current, 
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Figure 6.8: Experimental results (the small waveform is the BVI's current and the bigger one is the applied 
voltage) for a sudden change in the amplifier gain (a) from A=2.0 to A=0.5 and then from A=2.0 to 
A=0.5, (b) current increase due to a change from a reductive to an inductive case, and (c) from A=1.43 to 117 
A=0.286 and then from A=0.286 to A=1.43. 
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Figure 6.9: Simulation results (input voltage - the big waveform, and BVI's current - the small waveform) of 
BVI's transient taken from (a)exact BVI, and (b) the average model (applied voltage changes from 230V to 
250V at t= 35ms). 
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(a) 
Ivy 
(b) 
(c) 
Figure 6.10: Simulation results of the BVI's transient under series compensation (a) the BVI's voltage and 
current, (b) the power angle ö, and (c) the duty ratio of the switching amplifier. 
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and modulation index), two simulations are considered. 
First, a transient was produced by changing the mechanical power of the generator. The 
electrical power transmitted through the transmission line is proportional to the phase dif- 
ference between the generator emf and the receiving-end voltage (8), according to (3.8). The 
driven mechanical power (Piz) of a generator needs to be in balance with the consumed elec- 
trical power (Pe). Their difference governs the motion of the rotor (b). Using the dynamics 
principle, this could be expressed by 
2H d28 D dS 
_ wa TO 2+ wa dt - 
Pm - Pý (6.16) 
where H is a constant related to inertia, and D is the damping factor. By solving (6.16), 
we obtain the motion of rotor as a function of time. The stability of the generator can be 
examined using 5(t) over a long period. During a transient, if b increases without limit the 
generator loses its synchronism and becomes instable. Otherwise, 8 stays below the critical 
stability limit. 
Using the IEEE benchmark, a simulation was arranged with SIMULINK. The generator was 
modelled and its mechanical power was changed from 0.3p. u. to 0.4p. u. The voltage divider 
was set for a gain of A=1.50. The amplifier's duty ratio was limited over the region [0,1], 
using a limiter, as it is in practice. The electrical part of the benchmark, including the BVI, 
was modeled using state-space equations. 
The simulation results are presented in Fig. 6.10(a)-(c). Fig. 6.10(a) shows the transmission 
line current (or the BVI's current) along with the BVI's input voltage. It can be seen that 
the voltage and current are changing so that the BVI does its task properly, emulating a 
fixed percent of the line compensation. 
The variation of ö during the transient is shown in Fig. 6.10(b). The power angle 5 is slowly 
approaching to its steady state. The oscillation is slowly damped at a frequency about 1Hz. 
If 6 exceeds its critical angle (6, ), then the motion of the rotor is out of control. In other 
words, instability will occur. This simulation, however, shows a stable case by using the BVI 
(without compensator, the power system would be unstable). 
Fig. 6.10(c) clearly illustrates the variation of the PWM reference during the transient. The 
duty ratio is limited over [0,11, as it is in practice. 
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Figure 6.11: Simulation results of the BVI's transient under series compensation (a), (c) are the HVI's voltage 
and current under variation in modulation index shown in (b) and (d) reslwctivcly. 
Second, the BVI provides a transient by changing the amplifier's gaiii. Two cases were 
considered. Initially, the amplifier's gain changes over [1,2] (the BV1 provides reductive 
compensation). The gain was changed from A=1.5 to A=1.9 at t 0.5s, following another 
change from A=1.9 to A=1.3 at t=0.8s (Fig. 6.11, top right-hau(l picture). Then, the 
gain changes from a reductive compensation (over [1,2) to an inductive conipeiisation (over 
[0,1]). The gain was changed from A=1.6 to A=0.5 at t=0.5s, following mother errate 
from A=0.5 to A=1.9 at t=0.8s (Fig. 6.11, bottom right-hand picture). 
The top and bottom left-hand pictures in Fig. 6.11 show the input, voltage and curi'euut of the 
BVI due to the applied changes in the gain. ('I'll(, siualler one corresponds to flue voltage. ) 
ins rc ases Both simulation results indicate that during the transient the power system ciurrent, 
or decreases quite smoothly. 
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Conclusion 
In this thesis, the BVI is presented as a novel FACTS controller for ac power systems. This is a 
new approach to increase the controllability of power systems as well as enhancing the loading 
ability of transmission systems. Unlike the other new approaches (e. g. SSC, SSSC), the BVI 
emulates an impedance. (Other new methods develop either a current dependent voltage 
source or a voltage dependent current source. ) Nevertheless, like other new approaches (e. g. 
SSC, SSSC), it employs a converter and energy storage elements. 
7.1 Achievements 
A power system needs both series and shunt compensation. Considering the problems of 
conventional and new methods, these are the principal aims of this research work: 
" Designing a flexible, fast, and controllable compensator 
" Reducing the harmonic distortion, especially low order harmonics 
" Cancelling the possibility of oscillation, and hence the potential risk of the SSR 
" Presenting a stable system that has a clear definition and control scheme both for 
transients and steady state 
This research started from a very basic point by introducing a new device, the BVI. There 
are five main achievements presented by this research work. One of them, introduction of a 
new classification scheme for FACTS controllers [66], is not detailed in this thesis. The others 
are summarised in the following sections. 
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7.1.1 Introduction of the BVI 
The BVI comprises an inverter, two energy storage elements, and a physical inductor. It 
emulates inductive/reductive reactance for power systems. In Chapter 3, the BVI's circuit 
diagram is introduced. Also, a three phase circuit is presented for the BVI, which its related 
subjects such as protection and grounding are discussed. Various simulations have been done 
to examine different technical aspects of the BVI. Additionally, experimental work has been 
performed on a 15V BVI to confirm the simulation results. The BVI has two advantages over 
the conventional capacitive methods: 
" The flexibility and fast controllability of the BVI using a kind of feedforward control 
" Introduction of an impedance characteristic which is directly proportional to the radian 
frequency 
And the BVI's advantages over the new approaches are: 
" The BVI is not sensitive to current as it emulates impedance rather than a current 
dependent voltage source or voltage dependent current source 
" The BVI uses a physical inductance along with a high gain to develope a wide range of 
positive and negative inductance 
" The BVI will have lower fault current, if a fault occurs on the power electronics side, 
because the physical inductor limits the fault current 
7.1.2 Harmonic analysis 
A new analysis is proposed to evaluate the Fourier series of a PWM-controlled switching 
amplifier. This is also generalised to work out the harmonics of a digital sequence. Using this 
analysis, the harmonic content of a bi-level inverter is found and assessed. The BVI introduces 
negligible low order harmonics compared to the IEEE standard levels [11]. This is the third 
advantage of the BVI over the conventional capacitive approaches (e. g. TCSC, TSC). The 
BVI's amplifier produces significant carrier frequency harmonic, which is diminished by its 
physical inductor. Meanwhile, the remaining high order harmonic currents could be easily 
filtered. Again, experimental work was performed to show that the harmonics produced by 
the BVI are below the IEEE standard. 
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Although PWM schemes successfully eliminate low order harmonics, strong harmonics at and 
near the carrier frequency are present. These harmonics could be diminished or evenly spread. 
As an alternative to analogue PWM, a digital space of switching sequences is established. 
A synchronous period is divided into N intervals. Each interval can take the value `1' or 
`-1' to form a bit string. In this thesis, simulated annealing (SA) is employed to choose a 
bit-string which minimises the defined objective function. This function is defined in terms of 
a desired harmonic performance along with the number of switching transitions. Moreover, a 
new simplified simulated annealing (SSA) algorithm is developed which is faster and simpler 
than SA. 
7.1.3 Modelling 
There are several reasons to model a FACTS controller. First, the approximate model sim- 
plifies the power electronics systems, which include switches, for analysis and simulation. 
Second, simulation with the approximate model is faster than the exact system with the 
switches. (The BVI's average model is five times faster than its exact system. ) Third, the 
model is simple to understand and makes it easy to analyse the systematic behaviour such 
as steady state and transients. 
The averaging method is usually applied to model the behaviour of dc-dc converters. Here 
the BVI is modelled using a state-space averaging approach. The modelling approach is 
novel and all the related conclusions are proved. A circuit model is deduced based on the 
mathematical state-space average model. Further, the ripple is approximated by an auxiliary 
state-space equation. The solution is a Fourier series which is added to the average model. 
The results from simulations show good agreement between the averaged model and the exact 
BVI. 
7.1.4 Stability and transient response 
The BVI has a feedforward control strategy for both steady state and transient conditions. 
The BVI's stability (series and shunted) is discussed using an IEEE benchmark. It is then 
compared with a capacitance in place of the BVI. The stability assessment is done by finding 
the eigenvalues from the BVI's state space equations. Based on the analysis, the damping 
factor is improved by the BVI compared to an equivalent capacitance. Also, the transient 
response of the BVI is examined for both the series and shunt cases. The average model 
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was employed for the simulations. The results were compared with those of the exact BVI, 
and agree well. Furthermore, experimental work has been done which shows good agreement 
with simulations, as well as the flexibility and controllability of the BVI. 
7.2 Future work 
Increasing the loading ability of transmission systems will continue to be an active area for 
academic and industrial research. At this stage, further practical work is desirable. The 
future work might be broken down as follows: 
9 Building a few kVAR BVI for distribution power systems. This potential future work is 
a step between the low voltage model in this thesis and intermediate voltage systems. 
" The effect of insulation and high voltage on the BVI's behaviour. This needs a detailed 
modelling of the relevant insulations. The BVI along with its insulation can be designed 
and simulated, and tested in a high voltage laboratory. 
" Combination of the physical inductance and the step-down transformer into one pack- 
age. This could be a further practical developement for the BVI, lowering its cost. 
" Improvement of the digital switching sequence. Chapter 4 in this thesis provides an 
opening door to the future study and research on the BVI's switching control. However, 
a concentrated research on this special topic could produce some satisfactory results 
which reduce the switching losses and improve the harmonic performance. 
" Use of optimised digital control (pulse train) under transient condition. 
In this thesis a new idea is presented. This is a limited research in a single PhD, which proves 
the concepts through the simulations, and experiments. However, practical implementation of 
reductance needs more research work. We hope the BVI will find future practical applications 
in power systems. 
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Appendices 
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Appendix A 
Harmonic analysis 
Four formulas in Chapter 4 are proven in detail here. 
" a. Obtaining (4.5) (4.3). The carrier intersects with the reference at exactly one point 
in each carrier cycle. So, f (t) can be described by: 
f(t)_ 
1 (n-1)Tc<t<t 
(A. 1) 
-1 t <t< nTc 
where n=1,2,3, """, N. Now, if f (t) is substituted in (4.3) the result will be 
(4.4). 
Expanding (4.4) and evaluating the integrals gives us: 
e_i htl 
an - jbn 
2= 
e-ß""°t3 
-jnw, TR 
I e-jnwetN 
-1 -e-jnwaTc +e-jnwatl+ 
-e-jnw°tl -e-jnw, 2Tc , +, e-jnw, 
t2+ 
-e-jnw°t' -e-jnw, 3Tc +e-jnw"t3+ 
(A. 2) 
-e-jnw, 
tN-1 
-e-inw, 
NTC +e-. nwatN 
The first two columns in (A. 2) cancel each other. By sustituting w, = 21r/TR, and 
TN = NTc = TR in (A. 2), and rearranging, we get: 
1N 
an - jbn _E 
(e-jnw, tm - e-jnw, mTc) (A. 3) 
which is (4.5). 
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" b. Obtaining the dc-term stated by (4.6). This could be found using the mean value 
definition: 
1 TR 
ao = 
1- ff (t)dt (A. 4) 
By substituting (A. 1) in (A. 4), and evaluating the integrals, this results: 
N 
ao (tm-(m-1)Tc+tm-mTc) (A. 5) 
R m=1 
Then, by using j: m=1 mTc = N(N + 1)/2, (A. 5) simplifies to (4.6). 
" c. Obtaining (4.8) from (4.3). The carrier intersects with the reference at exactly two 
points during T. So, f (t) can be described by: 
1 (n - 1)Tc <t< t2n-1 
f (t) _ -1 
t2n_1 <t< t2n-2 (A. 6) 
1 t2n_2 <t< nTc 
where n=1,2,3, """, N. Now, if (A. 6) is applied to (4.3), this will result in (4.7). 
(The intersections are entered from preceding and succeeding cycles into the integrals 
to reduce the number of integrals. ) Expanding (4.7) and evaluating the integrals results 
in: 
an - jbn =2 -jnW, TR 
x 
e jn ,. tl -1 
e-i'. ta -e-jnw. ts 
-e'1"""t2 +e'J""'tl 
-e-jnw. t5 +. e-i'".,. t4 
+e-)n)'t3 
+e_jnw to 
-e-3nw"t2+ 
-e-j"w"ts+ 
-e-jnw, 
EZm 
(A. 7) 
Ie j'st2m-1 
-e-i's 
t2m-2 
_e-j'at2m +e-jt 
swst2m-1 +e-jnw, TR 
Columns one and four are identical as are columns three and six. Also, columns two 
and five cancel each other. (The first element in the fifth column cancels the second 
element in the second column, the second element in the fifth column cancels the third 
element in the second column, and so on. The last element in the fifth column cancels 
the first element in the second column. ) By substituting w3 = 27r/TR in (A. 7), and 
rearranging, we get: 
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2N 
an -ibn -E (e-jnw°t2, n-I - e-i""'t2m) (A. 8) ýný 
m=1 
which is (4.8). 
" b. Obtaining the dc-term stated by (4.9). Again, using the mean value definition (A. 4), 
substituting (A. 6) in (A. 4), and evaluating the integrals, gives us: 
dp i =TRX 
{(ti-0-t2+tl-t2+T )+(t3-TC-t4+t3+2TC-t4)+... + (A. 9) 
(t2N-1- (N -1)TC - t2m + t2m-1 + NTC - t2m)} 
Then, by rearranging the terms in (A. 9), and using NTc + TR, we get (4.9). 
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Appendix B 
Averaging analysis 
Here the details of the BVI's averaging analysis are presented. First, the error term in (5.17) 
is introduced for the four possible cases illustrated in Fig. 5.1 (is repeated here as Fig. B. 1 for 
convenience). Second, an upper bound is assigned to the error term. Finally, the relationship 
between the duty ratio and averaged switching function is obtained. 
l 
tI t0+td 
. Te t 
"1 
1 
tý to+tý 
Tc t 
-1 
t, 
1 
77 t-Tc 
.ý 
1 
t. Tc 
-1' 
Figure B. 1: The four possible forms of s(r) over [t - To, t] 
9 a. Finding the error term e(t) for four possible cases. Consider the top left graph in 
Fig. B. 1. By substituting its parameters in the second term of (5.15), we have 
t to to+t, / ft 
A2-- 
f 
s(r)x(r)dr = AZT-[ 
f 
x(r)dr -f x(r)dr +f x(r)dr] (B. 1) 
t-Tc t-Tc to to+t, l1 
Assuming to =t- Tc + a, and ß=t- to - toff in this graph, we have a+ /3 = 
to = D(t)Tc. Considering another assumption fa x(t)dt = y(b) - y(a), (B. 1) could be 
rewritten as: 
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e 
A2Tý 
f 
s(T)X(T)dr=A27, 
c{y(t)-y(t-Tc)-2y(t-, 
Q)+2y(t-Tc+a)} (B. 2) 
t-Tc 
Now, y(t - Tc), y(t - /3), and y(t - Tc + a) are expanded by their Taylor series (a, , ß, 
T2.. 
and Tc being very small). For example, y(t -Tc) = y(t) -Tcy(t) +2 y(t) where the 
higher terms are ignored as Tc is very small, and y(t) is smooth. Substituting these 
relationships in (B. 2), leads us to the following equation: 
t 
A2TC 
f 
s(r)x(r)dr = A27, 
C{y(t)(2D(t)-1)+Y(t)( 2c 
-(1-D(t))(a-ß-Tc))} 
t-TO 
(B. 3) 
The first term on the RHS is the average (y(t)(2D(t) - 1) = xa(t)(2D(t) - 1)), and the 
second term is the error e(t). A similar procedure was carried out for the other three 
graphs in Fig. B. 1. The resulting error functions are: 
e(t) = *a(t)( - (1- D(t))(a -ß- Tc)) top left graph 
e(t) =xQ(t)(2 -D(t)(-a+ß+Tc)) top right graph 
e(t) = ±Q(t)Tc(D(t)2 - 2D(t) + 1/2) bottom right graph 
(B 4) 
e(t) = xa(t)Tc(D(t)2 - 1/2) bottom right graph 
" b. Assigning an upper bound to the error function. The error function has four different 
forms as stated in (B. 4). Here it is shown that the error function always obeys e(t) < 
* (t) 
2. 
Considering the top left graph in Fig. B. 1, it is clear that Tý <T= D(t). 
As 1+ < 1+ 1+D(t), we can easily find that e(t) < zQ(t)Tc(-D(t)Z+1/2). 
D(t) varies over [0,11, resulting in -1/2 < -D(t)2 + 1/2 < 1/2. This implies e(t) < 
Wi(t) 2. 
Considering the top right graph in Fig. B. 1, we have 13-° < t*ff = 1- D(t). Similarly, Tc Tc 
we have 1+<2- D(t). This provides e(t) < xa(t)Tc(-D(t)2 + 2D(t) - 1/2), in 
combination with the second error function in (B. 4). Using the rules for second order 
equations, again we get -D(t)2 +2D(t) - 1/2 < 1/2, which results in e(t) < ica(t) If . 
For the bottom left graph in Fig. B. 1, we can easily find that D(t)2-2D(t)+1/2 < 1/2. 
This further results in e(t) < k, (t) 2. For the bottom right graph in Fig. B. 1, we can 
see that D(t)2 - 1/2 < 1/2. This also gives us e(t) < ka(t) 
2. Therefore, in the worst 
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case the error functions e(t) have the same upper bound for all four possible cases. As 
a result of this analysis, e(t) in (5.17) is replaced by *. (t) 
2 in (5.18). 
" c. Obtaining the relationship between the duty ratio and the averaged switching function. 
Equation (5.19) is valid for the four possible cases. Consider the top left graph in Fig. 
B. 1 is considered. Applying the values and parameters of this graph to the average of 
the switching function gives us: 
1 ft, 1 rto Jto+tof ft 
Sa(t) - s(r)dr = -(/ s(r)dr- s(r)dr+ 
f 
s(r)dr) (B. 5) T 
-Tc 
TC Jt-Tc o to+toff 
Further, the integrals are evaluated. This results in: 
sQ (t) = 
Tc (to -t+ Tc - to - toff + to + t- to -toff) = 
Tc (Tc - 2tof f) (B. 6) 
As toff + to = Tc, and to(t)/Tc = D(t), we find 
sQ(t) = 
Tc(-Tc 
+2tß) = 2D(t) -1 (B. 7) 
which is (5.19). A similar procedure was performed for the other three graphs. They 
all have the same result, namely (B. 7). In fact, all the graphs have a total `on' duration 
to,,, and a total `off' duration t01j. Thus, the average of the switching function s(t) is 
t,, ý - toff for all possible cases. 
This clearly results in (5.19). 
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The BVI's parameters 
The BVI can be applied to power systems for both shunt and series applications. Here the 
physical inductance and dc capacitance of the BVI are obtained for the two different cases. 
Shunt BVI 
For the shunted BVI, the bus voltage phasor VR is almost constant. Also, let the rated 
reactive power be Q. This results in: 
XBVI >_ Qs = Xmin inductive 
XBVI :5-Q= -Xmin reductive 
Using Fig. C. 1, the BVI's minimum reactance at synchronous frequency could be set to 
Xmin. Therefore, the physical inductance at synchronous frequency is L=X WjP- . 
Further, the BVI is designed to provide an impedance emulator. Specially, in transients, the 
BVI should acts as a single eigenvalue element (either inductance or reductance). Thus, we 
expect the natural radian frequency wo = LC 
be as low as possible. In theory, if C= oo, 
then Zo = 0, which produces a single eigenvalue al = -R/L. In practice, however, C >_ 
y. 
Series BVI 
For the series BVI, the transmission line inductance Lli, is known. This could be the whole 
line inductance as an integer multiple of line's per mile inductance. The series compensation is 
133 
Appw, dix C. The BVI's parameters 
In 
L 
(b) 10 
s 
6 
4 
2 
0 
-2 
-4 
-6 
-6 
............. ............... ........... --. 
ý 
Inductance 
(negative) 
-10 L 0 0.5 1 1.5 2 
A 
Figure C. 1: The BVI's inductance and reductauce range. 
usually limited to at most 80% of the line's length. If we consider the whole line's inductance 
could be cancelled, then the BVI's input reactance has an upper limit I Xtiv1 < Xtt+ae. 
Moreover, the lower limit could be established based on the transmission line and the power 
system practical compensation requirement. For example, the lower limit of the 13VI's iuplit, 
reactance at synchronous frequency can be the equivalent reactance of 20 miles of the lice's 
length. If we call this X, i,,, then we have: 
X, n; n < XBvI < XLtnW inductive 
-Xline < Xj3v1 -X, ni, l reductive 
Again, using Fig. C. 1, the BVI's minimum reactance at syncIrmuenis frequency could beset 
to X,,,, i,. Therefore, the physical inductance at syiiclironous frequency 
Furthermore, the BVI is designed to prevent risk of the SSII. Also, in trinsiciits, the BVI 
should acts as a single eigenvalue element (either inductance or reductance). Thus, we cml 
place the BVI's natural frequency fo = 27r 
,- outside the 15-301-Ir range, where niecliaincal 
resonances occur. Therefore, if we set fo < fö where f o' < 15, then we get: 
C> a2 
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As we already calculated the BVI's physical inductance L, the capacitance C could be worked 
out from the above relationship. 
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Publications arising from this 
research 
9 M. Tavakoli Bina and D. C. Hamill. The bootstrap variable inductance, a new FACTS 
controller for ac power systems. IEEE Transactions on Power Electronics, submitted 
December 1999 
9 M. Tavakoli Bina and D. C. Hamill. A classification Scheme for FACTS Control- 
lers. European Conference on Power Electronics and Applications (EPE), pages 1-10, 
September 1999, CD version. 
" D. C. Hamill and M. Tavakoli Bina. The bootstrap variable inductance and its applic- 
ations in AC power systems. In IEEE Applied Power Electronics Conference (APEC), 
volume 2, pages 896-902, March 1999. 
" M. Tavakoli Bina and D. C. Hamill. The bootstrap variable inductance: a new FACTS 
control element. IEEE Power Electronics Specialists Conference (PESC), volume 2, 
pages 619-625, June 1999. 
" M. Tavakoli Bina and D. C. Hamill. Harmonic analysis of the PWM series/parallel 
bootstrap variable inductance. IEEE Power Electronics and Drive Systems (PEDS), 
volume 1, pages 22-27, July 1999. 
" M. Tavakoli Bina, D. C. Hamill, and M. Golkar. Spectral analysis of the bootstrap 
variable inductance(BVI). IEEE Power System Conference, volume 1, pages 100-106, 
November 2000. 
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" M. Tavakoli Bina and D. C. Hamill. The Averaged Model of the bootstrap variable 
inductance (BVI). IEEE Power Electronics Specialists Conference (PESC), volume 2, 
pages 967-972, June 2000. 
" M. Tavakoli Bina and D. C. Hamill. Optimizing a discrete switching pattern using two 
simulated annealing algorithms. IEEE Computers in Power Electronics (COMPEL), 
volume 1, pages 122-126, July 2000. 
" M. Tavakoli Bina and D. C. Hamill. Transient response and stability of the bootstrap 
variable inductance (BVI). IEEE Power Electronics Specialists Conference (PESC), 
June 2001, to appear. 
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